{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T21:09:50Z","timestamp":1774904990709,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"NeuroSoC Project under the European Union Horizon Research and Innovation Program","award":["101070634"],"award-info":[{"award-number":["101070634"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2026,4]]},"DOI":"10.1109\/tcsii.2026.3661725","type":"journal-article","created":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T20:53:10Z","timestamp":1770411190000},"page":"363-367","source":"Crossref","is-referenced-by-count":0,"title":["Linearization Technique for CCO-Based ADCs for AiMC MVM Architectures Using Resistive Memory Devices"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5267-2421","authenticated-orcid":false,"given":"Andrea","family":"Lico","sequence":"first","affiliation":[{"name":"Department of Electrical, Electronic, and Information Engineering (ARCES-DEI), University of Bologna, Bologna, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4988-9982","authenticated-orcid":false,"given":"Marco","family":"Pasotti","sequence":"additional","affiliation":[{"name":"STMicroelectronics, Agrate Brianza, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4315-1269","authenticated-orcid":false,"given":"Riccardo","family":"Zurla","sequence":"additional","affiliation":[{"name":"STMicroelectronics, Pavia, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-6994-4503","authenticated-orcid":false,"given":"Riccardo","family":"Vignali","sequence":"additional","affiliation":[{"name":"Department of Electrical, Computer, and Biomedical Engineering, University of Pavia, Pavia, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-3906-6007","authenticated-orcid":false,"given":"Lorenzo","family":"Greco","sequence":"additional","affiliation":[{"name":"Department of Electrical, Electronic, and Information Engineering (ARCES-DEI), University of Bologna, Bologna, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1862-2409","authenticated-orcid":false,"given":"Alessandro","family":"Cabrini","sequence":"additional","affiliation":[{"name":"Department of Electrical, Computer, and Biomedical Engineering, University of Pavia, Pavia, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6994-2088","authenticated-orcid":false,"given":"Eleonora","family":"Franchi Scarselli","sequence":"additional","affiliation":[{"name":"Department of Electrical, Electronic, and Information Engineering (ARCES-DEI), University of Bologna, Bologna, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0952-3839","authenticated-orcid":false,"given":"Alessio","family":"Antolini","sequence":"additional","affiliation":[{"name":"Department of Electrical, Electronic, and Information Engineering (ARCES-DEI), University of Bologna, Bologna, Italy"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038.\/s41586-020-1942-4"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-024-45670-9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3140414"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2024.3381888"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3340112"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/esserc66193.2025.11214112"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3390216"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351107"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2018928"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946121"},{"key":"ref13","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2001"},{"key":"ref14","volume-title":"Analysis and Design of Analog Integrated Circuits","author":"Gray","year":"2001"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016204"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME61930.2024.10559693"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2024.3432468"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8920\/11457179\/11373241.pdf?arnumber=11373241","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T20:10:05Z","timestamp":1774901405000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11373241\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4]]},"references-count":17,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2026.3661725","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4]]}}}