{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:11:32Z","timestamp":1767262292018},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2011,7,1]],"date-time":"2011-07-01T00:00:00Z","timestamp":1309478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. Video Technol."],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/tcsvt.2011.2133290","type":"journal-article","created":{"date-parts":[[2011,3,29]],"date-time":"2011-03-29T21:03:41Z","timestamp":1301432621000},"page":"890-902","source":"Crossref","is-referenced-by-count":18,"title":["A 1080p H.264\/AVC Baseline Residual Encoder for a Fine-Grained Many-Core System"],"prefix":"10.1109","volume":"21","author":[{"given":"Zhibin","family":"Xiao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bevan M.","family":"Baas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"1065","article-title":"Parallel HD encoding on CELL","author":"he","year":"2009","journal-title":"Proc IEEE ISCAS"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2006.1598326"},{"key":"ref33","author":"work","year":"2007","journal-title":"Algorithms and software tools for mapping arbitrarily connected tasks onto an asynchronous array of simple processors"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751869"},{"key":"ref31","author":"bjntegaard","year":"2002","journal-title":"Context-adaptive VLC (CVLC) coding of coefficients"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2003.814964"},{"key":"ref37","first-page":"232","article-title":"Optimization and implementation of H.264 encoder on DSP platform","author":"zhuo","year":"2007","journal-title":"Proc IEEE ICME"},{"key":"ref36","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017912"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2010.06.003"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2009.5289229"},{"key":"ref11","first-page":"3838","article-title":"A high performance CAVLC encoder design for MPEG-4 AVC\/H.264 video coding applications","author":"chien","year":"2006","journal-title":"Proc IEEE ISCAS"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.902215"},{"key":"ref13","first-page":"63","article-title":"Toward efficient multi-level threading of H.264 encoder on intel hyper-threading architectures","author":"chen","year":"2004","journal-title":"Proc 17th IPDPS"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1289927.1289969"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PARELEC.2006.42"},{"key":"ref16","first-page":"489","article-title":"A highly efficient parallel algorithm for H.264 video encoder","author":"zhao","year":"2006","journal-title":"Proc IEEE Int Conf Acou Speech Signal Process"},{"key":"ref17","first-page":"577","article-title":"A highly efficient parallel algorithm for H.264 encoder based on macro-block region partition","volume":"lncs 4782","author":"sun","year":"2007","journal-title":"Proc High Performance Computing"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359585"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106783"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.48"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1155\/S111086570431019X","article-title":"Performance and complexity co-evaluation of the advanced video coding standard for cost-effective multimedia communications","volume":"2004","author":"saponara","year":"2004","journal-title":"EURASIP J Appl Signal Process"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2003.815168"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.896778"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803954"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/40.526925"},{"key":"ref8","first-page":"314","article-title":"A 242 mW 10 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/formula> 1080p H.264\/AVC high-profile encoder chip","author":"lin","year":"2008","journal-title":"Proc IEEE ISSCC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014025"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2002.1039997"},{"key":"ref9","first-page":"280","article-title":"A 7 mW to 183 mW dynamic quality-scalable H.264 video encoder chip","author":"chang","year":"2007","journal-title":"Proc IEEE ISSCC"},{"key":"ref1","year":"2003","journal-title":"JVT Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec H 264\/ISO\/IEC 14496-10 AVC)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234253"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.935416"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909331"},{"key":"ref24","first-page":"428","article-title":"An asynchronous array of simple processors for DSP applications","author":"yu","year":"2006","journal-title":"Proc IEEE ISSCC"},{"key":"ref42","article-title":"AMD bulldozer core: A new approach to multithreaded compute performance for maximum efficiency and throughput","author":"butler","year":"2010","journal-title":"Proc IEEE Hot Chips Symp (Hot Chips 22)"},{"key":"ref41","year":"2010","journal-title":"Intel Processor Specifications"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICME.2008.4607530"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585936"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916616"},{"key":"ref43","first-page":"371","article-title":"Fast motion estimation with modified diamond search for variable motion block sizes","volume":"3","author":"choi","year":"2003","journal-title":"Proc ICIP Int Conf"}],"container-title":["IEEE Transactions on Circuits and Systems for Video Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/76\/5941037\/05739518.pdf?arnumber=5739518","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:16Z","timestamp":1633909936000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5739518\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":44,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsvt.2011.2133290","relation":{},"ISSN":["1051-8215","1558-2205"],"issn-type":[{"value":"1051-8215","type":"print"},{"value":"1558-2205","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,7]]}}}