{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,17]],"date-time":"2026-10-17T16:22:05Z","timestamp":1792254125560,"version":"4.4.0"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. Video Technol."],"published-print":{"date-parts":[[2013,3]]},"DOI":"10.1109\/tcsvt.2012.2210664","type":"journal-article","created":{"date-parts":[[2012,8,22]],"date-time":"2012-08-22T21:25:02Z","timestamp":1345670702000},"page":"488-502","source":"Crossref","is-referenced-by-count":22,"title":["A Dynamically Reconfigurable Pixel Processor System Based on Power\/Energy-Performance-Accuracy Optimization"],"prefix":"10.1109","volume":"23","author":[{"given":"Daniel","family":"Llamocca","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marios","family":"Pattichis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref31","author":"gonzalez","year":"2002","journal-title":"Digital Image Processing"},{"key":"ref30","year":"2008","journal-title":"Virtex-4 FPGA Data Sheet DC and Switching Characteristics (DS302)"},{"key":"ref10","year":"2002","journal-title":"Methodology for the Subjective Assessment of the Quality of Television Pictures"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4630002"},{"key":"ref12","first-page":"498","article-title":"Runtime partial reconfiguration speed investigation and architectural design space exploration","author":"liu","year":"2009","journal-title":"Proc Int Conf Field Programmable Logic Applicat"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/439072"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0139"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2087970"},{"key":"ref16","first-page":"472","article-title":"Efficient reconfigurable architectures for 3-D medical image compression","author":"ahmad","year":"2009","journal-title":"Proc Int Conf Field-Programmable Technol"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2004.1421696"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/357978"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSP.2011.5739392"},{"key":"ref28","year":"2011","journal-title":"Power Methodology Guide (UG786)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SIMSYM.2003.1192820"},{"key":"ref27","year":"2008","journal-title":"Virtex-4 FPGA User Guide (UG070)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DCV.2001.929936"},{"key":"ref6","author":"vera","year":"2008","journal-title":"A dynamic arithmetic architecture Precision power and performance considerations"},{"key":"ref29","first-page":"283","article-title":"Power estimation and power measurement of Xilinx Virtex FPGAs: Tradeoffs and limitations","author":"becker","year":"2003","journal-title":"Proc 16th Symp Integr Circuits Syst Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380654"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511804441"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2009.2031464"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2001.987684"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272476"},{"key":"ref1","year":"2009","journal-title":"The Essential Guide to Image Processing"},{"key":"ref20","year":"2010","journal-title":"LogiCORE IP Gamma Correction (DS719)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893671"},{"key":"ref21","year":"2011","journal-title":"Video and Image Processing Suite User Guide"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPACS.2005.1595430"},{"key":"ref23","first-page":"77","article-title":"A real-time contrast enhancement algorithm for infrared images based on plateau histogram","volume":"48","author":"bing-jian","year":"2005","journal-title":"Infrared Phys Technol"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803687"},{"key":"ref25","first-page":"1480","article-title":"FPGA implementation of high speed infrared image enhancement","volume":"1","author":"chandrashekar","year":"2002","journal-title":"International Journal of Electronic Engineering Research"}],"container-title":["IEEE Transactions on Circuits and Systems for Video Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/76\/6472295\/06252023.pdf?arnumber=6252023","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:42:49Z","timestamp":1638218569000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6252023\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":31,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsvt.2012.2210664","relation":{},"ISSN":["1051-8215","1558-2205"],"issn-type":[{"value":"1051-8215","type":"print"},{"value":"1558-2205","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3]]}}}