{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T14:22:19Z","timestamp":1707834139487},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Ministry of Science and Technology, China","award":["103-2221-E-009-224"],"award-info":[{"award-number":["103-2221-E-009-224"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. Video Technol."],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/tcsvt.2015.2409019","type":"journal-article","created":{"date-parts":[[2015,3,5]],"date-time":"2015-03-05T20:07:29Z","timestamp":1425586049000},"page":"724-735","source":"Crossref","is-referenced-by-count":10,"title":["A QFHD 30-frames\/s HEVC Decoder Design"],"prefix":"10.1109","volume":"26","author":[{"given":"Pai-Tse","family":"Chiang","sequence":"first","affiliation":[]},{"given":"Yi-Ching","family":"Ting","sequence":"additional","affiliation":[]},{"given":"Hsuan-Ku","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Shiau-Yu","family":"Jou","sequence":"additional","affiliation":[]},{"given":"I-Wen","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Hang-Chiu","family":"Fang","sequence":"additional","affiliation":[]},{"given":"Tian-Sheuan","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1668","article-title":"High-performance multiplierless transform architecture for HEVC","author":"zhao","year":"2013","journal-title":"Proc IEEE ISCAS"},{"key":"ref11","first-page":"1","article-title":"A high performance and low energy intra prediction hardware for HEVC video decoding","author":"kalali","year":"2012","journal-title":"Proc DASIP"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288083"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2013.6519017"},{"key":"ref14","first-page":"673","article-title":"A high-throughput VLSI architecture for deblocking filter in HEVC","author":"shen","year":"2013","journal-title":"Proc IEEE ISCAS"},{"key":"ref15","first-page":"1106","article-title":"A $4\\times 4$ -block level pipeline and bandwidth optimized motion compensation hardware design for H.264\/AVC decoder","author":"shen","year":"2009","journal-title":"Proc IEEE ICME"},{"key":"ref16","first-page":"1596","article-title":"A 160kgate 4.5 kB SKRAM H.264 video decoder for HDTV applications","author":"lin","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2010.5540963"},{"key":"ref18","first-page":"97","article-title":"Motion compensation memory access optimization strategies for H.264\/AVC decoder","volume":"5","author":"wang","year":"2005","journal-title":"Proc IEEE ICASSP"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0124-z"},{"key":"ref4","author":"cho","year":"2013","journal-title":"Hardware Implementation of a HEVC Decoder"},{"key":"ref3","author":"li","year":"2013","journal-title":"Comparison of Compression Performance of HEVC Draft 9 with AVC High Profile and Performance of HM9 0 with Temporal Scalability Characteristics"},{"key":"ref6","first-page":"305","article-title":"A 446.6 K-gates 0.55–1.2 V H.265\/HEVC decoder for next generation video applications","author":"tsai","year":"2013","journal-title":"Proc IEEE ASSCC"},{"key":"ref5","first-page":"162","article-title":"A 249Mpixel\/s HEVC video-decoder chip for quad full HD applications","author":"huang","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2012.12.2.203"},{"key":"ref7","first-page":"1006","article-title":"A reconfigurable inverse transform architecture design for HEVC decoder","author":"chiang","year":"2013","journal-title":"Proc IEEE ISCAS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221191"},{"key":"ref9","first-page":"677","article-title":"Fully pipelined DCT\/IDCT\/Hadamard unified transform architecture for HEVC codec","author":"zhu","year":"2013","journal-title":"Proc IEEE ISCAS"},{"key":"ref1","year":"2013","journal-title":"High Efficiency Video Coding"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1186\/1687-5281-2011-21"},{"key":"ref22","first-page":"2009","article-title":"Bandwidth-efficient cache-based motion compensation architecture with DRAM-friendly data access control","author":"chuang","year":"2009","journal-title":"Proc IEEE ICASSP"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.377857"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2007.4387599"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117944"},{"key":"ref26","year":"2014","journal-title":"ViC-1 HEVC 4Kp120 Decoder"},{"key":"ref25","first-page":"1","article-title":"A lossless embedded compression codec engine for HD video decoding","author":"chiu","year":"2012","journal-title":"Proc VLSI-DAT"}],"container-title":["IEEE Transactions on Circuits and Systems for Video Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/76\/7445810\/07055317.pdf?arnumber=7055317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:34:15Z","timestamp":1633919655000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7055317\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":26,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsvt.2015.2409019","relation":{},"ISSN":["1051-8215","1558-2205"],"issn-type":[{"value":"1051-8215","type":"print"},{"value":"1558-2205","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}