{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T21:52:53Z","timestamp":1757541173224},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. Video Technol."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tcsvt.2015.2469113","type":"journal-article","created":{"date-parts":[[2015,8,17]],"date-time":"2015-08-17T18:36:00Z","timestamp":1439836560000},"page":"236-249","source":"Crossref","is-referenced-by-count":43,"title":["4K Real-Time HEVC Decoder on an FPGA"],"prefix":"10.1109","volume":"26","author":[{"given":"Maleen","family":"Abeydeera","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manupa","family":"Karunaratne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geethan","family":"Karunaratne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kalana","family":"De Silva","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ajith","family":"Pasqual","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Berlin.2014.7034335"},{"key":"ref11","year":"2014","journal-title":"Ultra video group"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2014.7025421"},{"key":"ref13","first-page":"1006","article-title":"A reconfigurable inverse transform architecture design for HEVC decoder","author":"chiang","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref14","first-page":"2511","article-title":"Area and throughput efficient IDCT\/IDST architecture for HEVC standard","author":"ziyou","year":"2014","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2223053"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221529"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Berlin.2013.6698026"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2013.6626260"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1587\/elex.10.20130272"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284362"},{"key":"ref3","first-page":"1","article-title":"HEVC hardware decoder implementation for UHD video applications","author":"cho","year":"2014","journal-title":"Proc IEEE Int Conf Acoust Speech Signal Process"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2008.4547707"},{"key":"ref5","first-page":"195","article-title":"A 0.2 nJ\/pixel 4 K 60 fps main-10 HEVC decoder with multi-format capabilities for UHD-TV applications","author":"ju","year":"2014","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2011.2160752"},{"key":"ref7","year":"2013","journal-title":"High Efficiency Video Coding"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2014.6937333"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2014.7025423"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref20","article-title":"Circuit implementations for High-Efficiency Video Coding tools","author":"tikekar","year":"2012"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E94.C.439"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICME.2014.6890221"},{"key":"ref24","year":"2015","journal-title":"JCT-VC Common Test Conditions"},{"key":"ref23","first-page":"305","article-title":"A 446.6K-gates 0.55–1.2 V H.265\/HEVC decoder for next generation video applications","author":"tsai","year":"2013","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref25","year":"2015","journal-title":"Xiph org Video Test Media"}],"container-title":["IEEE Transactions on Circuits and Systems for Video Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/76\/7372356\/07206535.pdf?arnumber=7206535","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:47:20Z","timestamp":1642006040000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7206535\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":25,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsvt.2015.2469113","relation":{},"ISSN":["1051-8215","1558-2205"],"issn-type":[{"value":"1051-8215","type":"print"},{"value":"1558-2205","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}