{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:18:36Z","timestamp":1740133116791,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004423","name":"Waseda University through the Graduate Program for Embodiment Informatics","doi-asserted-by":"publisher","award":["FY2013-FY2019"],"award-info":[{"award-number":["FY2013-FY2019"]}],"id":[{"id":"10.13039\/501100004423","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. Video Technol."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tcsvt.2015.2511858","type":"journal-article","created":{"date-parts":[[2015,12,24]],"date-time":"2015-12-24T14:27:40Z","timestamp":1450967260000},"page":"380-393","source":"Crossref","is-referenced-by-count":13,"title":["VLSI Implementation of HEVC Motion Compensation With Distance Biased Direct Cache Mapping for 8K UHDTV Applications"],"prefix":"10.1109","volume":"27","author":[{"given":"Shihao","family":"Wang","sequence":"first","affiliation":[]},{"given":"Dajiang","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Jianbin","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Takeshi","family":"Yoshimura","sequence":"additional","affiliation":[]},{"given":"Satoshi","family":"Goto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1106","article-title":"A \n$4\\times 4$\n-block level pipeline and bandwidth optimized motion compensation hardware design for H.264\/AVC decoder","author":"shen","year":"2009","journal-title":"Proc IEEE Int Conf Multimedia Expo"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E93.C.253"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2008.4560148"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/iccsp.2013.6577225"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IMCCC.2012.221"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109550"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.377857"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378828"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288083"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2014.7025243"},{"key":"ref4","first-page":"2009","article-title":"Bandwidth-efficient cache-based motion compensation architecture with DRAM-friendly data access control","author":"chuang","year":"2009","journal-title":"Proc IEEE Int Conf Acoust Speech Signal Process"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-13168-9_8"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2007.4387599"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E94.C.439"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117944"},{"key":"ref8","first-page":"330","article-title":"A 59.5 mW scalable\/multi-view video decoder chip for quad\/3D full HDTV and video streaming applications","author":"chuang","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref7","first-page":"1199","article-title":"Bandwidth optimized motion compensation hardware design for H.264\/AVC HDTV decoder","volume":"2","author":"tsai","year":"2005","journal-title":"Proc 48th Midwest Symp Circuits Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221191"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028933"},{"journal-title":"High Efficiency Video Coding (HEVC) Test Model 1 (HM 1) Encoder Description","year":"2013","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ChinaSIP.2014.6889269"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2014.6775966"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2013.6738431"},{"key":"ref24","article-title":"A QFHD 30 fps HEVC decoder design","author":"chiang","year":"0","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284362"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICME.2014.6890221"},{"journal-title":"Hardware Implementation of a HEVC Decoder","year":"2013","author":"cho","key":"ref25"}],"container-title":["IEEE Transactions on Circuits and Systems for Video Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/76\/7842715\/07365434.pdf?arnumber=7365434","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:45:44Z","timestamp":1641987944000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7365434\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":27,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsvt.2015.2511858","relation":{},"ISSN":["1051-8215","1558-2205"],"issn-type":[{"type":"print","value":"1051-8215"},{"type":"electronic","value":"1558-2205"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}