{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T10:24:38Z","timestamp":1778840678393,"version":"3.51.4"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Science and Technology Major Project of China","award":["2013ZX01033001-001"],"award-info":[{"award-number":["2013ZX01033001-001"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. Video Technol."],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/tcsvt.2016.2605690","type":"journal-article","created":{"date-parts":[[2016,9,2]],"date-time":"2016-09-02T15:13:08Z","timestamp":1472829188000},"page":"230-241","source":"Crossref","is-referenced-by-count":15,"title":["VLSI Architecture Exploration of Guided Image Filtering for 1080P@60Hz Video Processing"],"prefix":"10.1109","volume":"28","author":[{"given":"Xuchong","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2844-9374","authenticated-orcid":false,"given":"Hongbin","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shiqiang","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nanning","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"High-quality real-time hardware stereo matching based on guided image filtering","author":"ttofis","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibit"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2013.2278145"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2011.2159226"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169157"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/ic.2005.0787"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950428"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TBC.2011.2120730"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2005.843704"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537960"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2362651"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2010324.1964964"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1015706.1015778"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2007.902329"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/964965.808600"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2013.13"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2011.5995372"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.1998.710815"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2013.6815381"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2012.213"},{"key":"ref20","year":"2014","journal-title":"Mobile LPDDR3 SDRAM Datasheet EDF8164A1MA"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.10"},{"key":"ref21","first-page":"1","article-title":"A highly integrated smartphone SoC featuring a 2.5 GHz octa-core CPU with advanced high-performance and low-power techniques","author":"mair","year":"2015","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref24","author":"weste","year":"2010","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref23","year":"2007","journal-title":"Calculating memory Systematic power for DDR3-micron Internet draft"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1276377.1276497"}],"container-title":["IEEE Transactions on Circuits and Systems for Video Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/76\/8248675\/07559816.pdf?arnumber=7559816","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:43Z","timestamp":1641987703000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7559816\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":25,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsvt.2016.2605690","relation":{},"ISSN":["1051-8215","1558-2205"],"issn-type":[{"value":"1051-8215","type":"print"},{"value":"1558-2205","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,1]]}}}