{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,19]],"date-time":"2025-10-19T15:53:52Z","timestamp":1760889232020,"version":"3.37.3"},"reference-count":82,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100008982","name":"Qatar National Research Fund","doi-asserted-by":"crossref","award":["4-1593-1-260"],"award-info":[{"award-number":["4-1593-1-260"]}],"id":[{"id":"10.13039\/100008982","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Dependable and Secure Comput."],"published-print":{"date-parts":[[2018,5,1]]},"DOI":"10.1109\/tdsc.2016.2596287","type":"journal-article","created":{"date-parts":[[2016,7,28]],"date-time":"2016-07-28T18:17:04Z","timestamp":1469729824000},"page":"437-451","source":"Crossref","is-referenced-by-count":8,"title":["Flexible Hardware-Managed Isolated Execution: Architecture, Software Support and Applications"],"prefix":"10.1109","volume":"15","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0549-0438","authenticated-orcid":false,"given":"Dmitry","family":"Evtyushkin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6679-1624","authenticated-orcid":false,"given":"Jesse","family":"Elwell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meltem","family":"Ozsoy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitry","family":"Ponomarev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nael Abu","family":"Ghazaleh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryan","family":"Riley","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"MARSSx86 Micro-ARchitectural and system simulator for x86-based systems Simulator source code and documentation","year":"2013","key":"ref73"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241625"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750406"},{"journal-title":"Tpm 1 2 Main Specification","year":"2011","key":"ref70"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1145\/359636.359712"},{"key":"ref77","first-page":"273","article-title":"Privman: A library for partitioning applications","author":"kilpatrick","year":"2003","journal-title":"Proc FREENIX Track USENIX Annu Tech Conf"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1920261.1920269"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/2133352.2133354"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337171"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057677"},{"key":"ref78","first-page":"57","article-title":"Privtrans: Automatically partitioning programs for privilege separation","author":"brumley","year":"2004","journal-title":"Proc 13th USENIX Secur Symp"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.21236\/ADA440101"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151022"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155652"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835931"},{"journal-title":"Intel","article-title":"Intel software guard extensions programming reference","year":"2014","key":"ref30"},{"key":"ref37","first-page":"433","article-title":"Oxymoron: Making fine-grain memory randomization practical by allowing code sharing","author":"backes","year":"2014","journal-title":"Proc 23rd USENIX Secur Symp"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1315245.1315313"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253207"},{"key":"ref34","article-title":"Thoughts on Intel's upcoming software guard extensions","author":"rutkowska","year":"2013","journal-title":"The Invisible Things Lab"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-87403-4_1"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541986"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/2043556.2043576"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.25"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/1315245.1315294"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.45"},{"key":"ref64","first-page":"246","article-title":"Architecture support for guest-transparent VM protection from untrusted hypervisor and physical attacks","author":"xia","year":"2013","journal-title":"Proc IEEE 19th Int Symp High Performance Comput Archit"},{"key":"ref65","first-page":"25","article-title":"Design and implementation of the AEGIS single-chip secure processor using physical random functions","author":"suh","year":"2003","journal-title":"Proc 32nd Int'l Symp Computer Architecture"},{"key":"ref29","article-title":"Description of assembler mnemonics and other for OR1200","author":"lampret","year":"2003","journal-title":"OpenRISC 1000 Architecture Manual"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665740"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665741"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/605426.605429"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2484402.2484406"},{"key":"ref69","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1145\/1346281.1346285","article-title":"How low can you go? Recommendations for hardware-supported minimal TCB code execution","author":"mccune","year":"2008","journal-title":"Proc Conf Architectural Support for Programming Languages and Operating Systems"},{"journal-title":"Cve details The ultimate security vulnerability datasource","year":"2013","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488368"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516678"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782838"},{"article-title":"Intel SGX explained","year":"2016","author":"costan","key":"ref24"},{"key":"ref23","first-page":"18","article-title":"ARM TrustZone: Integrated hardware and software security","volume":"3","author":"alves","year":"2004","journal-title":"Inf Q"},{"year":"2012","key":"ref26"},{"year":"2013","key":"ref25"},{"key":"ref50","article-title":"Sprobes: Enforcing kernel code integrity on the trustzone architecture","author":"ge","year":"2014","journal-title":"Proc Mobile Security Technol 2014 Workshop"},{"key":"ref51","first-page":"21","article-title":"Understanding DMA malware","author":"stewin","year":"2012","journal-title":"Proceedings of the 4th International Conference on Detection of Intrusions and Malware and Vulnerability Assessment"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.24"},{"key":"ref58","article-title":"Using CPU system management mode to circumvent operating system security functions","author":"duflot","year":"2006","journal-title":"Proc 7th CanSecWest Conf"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2013.6575343"},{"key":"ref56","first-page":"9","article-title":"The price of safety: Evaluating IOMMU performance","author":"ben-yehuda","year":"2007","journal-title":"Proc Ottawa Linux Symp"},{"key":"ref55","first-page":"256","article-title":"IOMMU: Strategies for mitigating the IOTLB bottleneck","author":"amit","year":"2010","journal-title":"Proc Int Symp Comput Architecture"},{"journal-title":"AMD I\/O Virtualization Technology (IOMMU) Specification","year":"2015","key":"ref54"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1535\/itj.1003.02"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/SysSec.2011.10"},{"key":"ref10","article-title":"Hardware virtualization based rootkits","author":"zovi","year":"2006","journal-title":"BlackHat"},{"key":"ref11","first-page":"1","article-title":"Innovative technology for CPU based attestation and sealing","author":"anati","year":"2013","journal-title":"Proc 2nd Int Workshop Hardw Archit Support Secur Privacy"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1966913.1966920"},{"article-title":"SecureBlue++: CPU support for secure executables","year":"2013","author":"boivie","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416657"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346284"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995914"},{"year":"2013","key":"ref82","article-title":"Root out rootkits: An inside look at McAfee deep defender"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488370"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.10"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451146"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.14"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.21236\/ADA419599"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1145\/2799647"},{"journal-title":"CVE-2007–4993 Xen guest root can escape to domain 0 through pygrub","year":"2007","key":"ref4"},{"year":"2007","key":"ref3","article-title":"Xbox 360 hypervisor privilege escalation vulnerability"},{"year":"2008","key":"ref6","article-title":"CVE-2008–2100: VMware buffer overflows in VIX API let local users execute arbitrary code in Host OS"},{"journal-title":"CVE-2007–5497 Vulnerability in XenServer could result in privilege escalation and arbitrary code execution","year":"2007","key":"ref5"},{"article-title":"Introducing the Blue Pill","year":"2006","author":"rutkowska","key":"ref8"},{"key":"ref7","article-title":"Hacking 3D (and Breaking out of VMWare)","author":"kortchinsky","year":"2009","journal-title":"BlackHat"},{"key":"ref49","first-page":"177","article-title":"Non-control-data attacks are realistic threats","author":"chen","year":"2005","journal-title":"Proc 14th USENIX Secur Symp"},{"key":"ref9","article-title":"Subverting the Xen hypervisor","author":"wojtczuk","year":"2008","journal-title":"BlackHat"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2897845.2897885"},{"key":"ref45","first-page":"83","article-title":"A novel cache architecture with enhanced performance and security","author":"wang","year":"2008","journal-title":"Proc 41st IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/CCST.2002.1049236"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/359460.359473"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2870636"},{"key":"ref41","first-page":"719","article-title":"Flush+ reload: A high resolution, low noise, L3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"Proc 23rd USENIX Secur Symp"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086714"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2768566.2768571"}],"container-title":["IEEE Transactions on Dependable and Secure Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8858\/8356073\/07524759.pdf?arnumber=7524759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,19]],"date-time":"2023-08-19T11:21:27Z","timestamp":1692444087000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7524759\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,1]]},"references-count":82,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tdsc.2016.2596287","relation":{},"ISSN":["1545-5971"],"issn-type":[{"type":"print","value":"1545-5971"}],"subject":[],"published":{"date-parts":[[2018,5,1]]}}}