{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T08:05:10Z","timestamp":1771488310621,"version":"3.50.1"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Dependable and Secure Comput."],"published-print":{"date-parts":[[2019,7,1]]},"DOI":"10.1109\/tdsc.2017.2706263","type":"journal-article","created":{"date-parts":[[2017,5,18]],"date-time":"2017-05-18T18:39:13Z","timestamp":1495132753000},"page":"651-664","source":"Crossref","is-referenced-by-count":18,"title":["RAW-Tag: Replicating in Altered Cache Ways for Correcting Multiple-Bit Errors in Tag Array"],"prefix":"10.1109","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4204-9131","authenticated-orcid":false,"given":"Hamed","family":"Farbeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fereshte","family":"Mozafari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masoume","family":"Zabihi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4347-4380","authenticated-orcid":false,"given":"Seyed Ghassem","family":"Miremadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416629"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref33","first-page":"499","article-title":"Choosing an error protection scheme for a microprocessors L1 data cache","author":"sadler","year":"2007","journal-title":"Proc Int Comput Des Conf"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/307338.301000"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.202"},{"key":"ref30","first-page":"1","article-title":"PSP-cache: A low-cost fault-tolerant cache memory architecture","author":"farbeh","year":"2014","journal-title":"Proc Des Autom Test Europe Conf"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.174"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPSA.2010.034543"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784522"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.23"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555771"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2547963"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.15"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253674"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.18"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244100"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s11771-012-1388-4"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.33"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2544811"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2505012"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.55"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2008.31"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2003.1209939"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090750"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2099667"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.07.049"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.117"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2422845"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2043265"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2010.26"},{"key":"ref46","article-title":"CACTI 6.0: A tool to model large caches","author":"muralimanohar","year":"2009"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2014.2332616"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2011.30"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.40"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.203"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2232671"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744846"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.29"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2595570"},{"key":"ref44","first-page":"11","article-title":"Eager writeback-a technique for improving bandwidth utilization","author":"lee","year":"2000","journal-title":"Proc Int Symp Microarchitecture"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2111469"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2186965"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2303856"}],"container-title":["IEEE Transactions on Dependable and Secure Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8858\/8758257\/07931629.pdf?arnumber=7931629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:03:22Z","timestamp":1657746202000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7931629\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,1]]},"references-count":46,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tdsc.2017.2706263","relation":{},"ISSN":["1545-5971","1941-0018","2160-9209"],"issn-type":[{"value":"1545-5971","type":"print"},{"value":"1941-0018","type":"electronic"},{"value":"2160-9209","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7,1]]}}}