{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:04:05Z","timestamp":1759147445998,"version":"3.37.3"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1223233"],"award-info":[{"award-number":["1223233"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000181","name":"Air Force Office of Scientific Research","doi-asserted-by":"publisher","award":["FA9550-14-1-0351"],"award-info":[{"award-number":["FA9550-14-1-0351"]}],"id":[{"id":"10.13039\/100000181","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Dependable and Secure Comput."],"published-print":{"date-parts":[[2019,7,1]]},"DOI":"10.1109\/tdsc.2017.2712156","type":"journal-article","created":{"date-parts":[[2017,6,6]],"date-time":"2017-06-06T18:35:42Z","timestamp":1496774142000},"page":"665-678","source":"Crossref","is-referenced-by-count":10,"title":["Reducing Timing Side-Channel Information Leakage Using 3D Integration"],"prefix":"10.1109","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9146-3515","authenticated-orcid":false,"given":"Chongxi","family":"Bao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ankur","family":"Srivastava","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"857","article-title":"Sanctum: Minimal hardware extensions for strong software isolation","volume":"16","author":"costan","year":"2016","journal-title":"Proc 25th Usenix Security Symp"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DSNW.2011.5958812"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s002240000098"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675791"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337172"},{"key":"ref30","first-page":"477","article-title":"The Haswell microarchitecture–4th generation processor","volume":"4","author":"jain","year":"2013","journal-title":"Int J Comput Sci Inf Technol"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783743"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2487728"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2015.56"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798277"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086714"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250723"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.28"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337173"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357114"},{"journal-title":"The Design of RIJNDAEL AES-The Advanced Encryption Standard","year":"2002","author":"daemen","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2664243.2664273"},{"key":"ref19","article-title":"Flush+ reload: A high resolution, low noise, l3 cache side-channel attack","volume":"2013","author":"yarom","year":"2013","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77360-3_7"},{"article-title":"Cache missing for fun and profit","year":"2005","author":"percival","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136497"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-009-9049-y"},{"key":"ref6","first-page":"719","article-title":"Flush+reload: A high resolution, low noise, l3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"Proc 23rd USENIX Secur Symp"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"article-title":"Cache-timing attacks on AES","year":"2005","author":"bernstein","key":"ref5"},{"key":"ref8","first-page":"312","article-title":"On the power of simple branch prediction analysis","author":"acii\u00e7mez","year":"2007","journal-title":"Proc 2nd ACM Symp Inf Comput Commun Secur"},{"key":"ref7","first-page":"110","article-title":"New results on instruction cache attacks","author":"ac?i\u00e7mez","year":"2010","journal-title":"Proc 8th Int Conf Cryptographic Hardware Embedded Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"ref9","first-page":"897","article-title":"Cache template attacks: Automating attacks on inclusive last-level caches","author":"gruss","year":"2015","journal-title":"24th USENIX Security Symp"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-68697-5_9"},{"key":"ref20","first-page":"201","article-title":"Cache-collision timing attacks against AES","author":"bonneau","year":"2006","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref22","first-page":"83","article-title":"A novel cache architecture with enhanced performance and security","author":"wang","year":"2008","journal-title":"Proc 41st IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38553-7_7"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1920261.1920292"},{"key":"ref23","first-page":"519","article-title":"Three-dimensional cache design exploration using 3DCacti","author":"tsai","year":"2005","journal-title":"Proc IEEE Int Conf Comput Des VLSI Comput Processors"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594306"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/635508.605420"}],"container-title":["IEEE Transactions on Dependable and Secure Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8858\/8758257\/07940046.pdf?arnumber=7940046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:03:23Z","timestamp":1657746203000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7940046\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,1]]},"references-count":41,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tdsc.2017.2712156","relation":{},"ISSN":["1545-5971","1941-0018","2160-9209"],"issn-type":[{"type":"print","value":"1545-5971"},{"type":"electronic","value":"1941-0018"},{"type":"electronic","value":"2160-9209"}],"subject":[],"published":{"date-parts":[[2019,7,1]]}}}