{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T03:22:25Z","timestamp":1769829745401,"version":"3.49.0"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Dependable and Secure Comput."],"published-print":{"date-parts":[[2022,1,1]]},"DOI":"10.1109\/tdsc.2020.2991136","type":"journal-article","created":{"date-parts":[[2020,4,28]],"date-time":"2020-04-28T20:14:01Z","timestamp":1588104841000},"page":"288-300","source":"Crossref","is-referenced-by-count":17,"title":["Characterizing and Exploiting Soft Error Vulnerability Phase Behavior in GPU Applications"],"prefix":"10.1109","volume":"19","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1424-0908","authenticated-orcid":false,"given":"Fritz","family":"Previlon","sequence":"first","affiliation":[]},{"given":"Charu","family":"Kalra","sequence":"additional","affiliation":[]},{"given":"Devesh","family":"Tiwari","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5692-0151","authenticated-orcid":false,"given":"David","family":"Kaeli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/635508.605403"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238018"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253186"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1037187.1024414"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.53"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.14"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2019.8875269"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342117"},{"key":"ref9","article-title":"Analyzing the vulnerability of vector-scalar execution on data-parallel architectures","volume-title":"Proc. 14th Workshop Silicon Errors Logic-Syst. Effects","author":"Kalra"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2006.18"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446091"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.354"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1992.243567"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/2.585157"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2010.5544276"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250719"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2017.7975296"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482077"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750375"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090716"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080225"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00066"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844486"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.20"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2017.30"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40793-2_24"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/0377-0427(87)90125-7"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref30","article-title":"NVIDIA, CUDA SDK, V7.0"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2012.6402918"},{"key":"ref32","article-title":"NVIDIAs next generation CUDA compute architecture: Kepler GK110","year":"2015"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.36"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8053069"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2018.00070"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3382132"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003581"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.34"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006228"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898075"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253197"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2003.1249062"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598119"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844456"},{"key":"ref45","article-title":"Architectural vulnerability modeling and analysis of integrated graphics processors","volume-title":"Proc. Workshop Silicon Errors Logic - Syst. Effects","author":"Jeon"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126960"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2267097"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176538"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/CODESISSS.2015.7331384"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISSREW.2017.35"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2018.00016"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2018.00072"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714781"}],"container-title":["IEEE Transactions on Dependable and Secure Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8858\/9625881\/09080079.pdf?arnumber=9080079","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T22:38:50Z","timestamp":1704839930000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9080079\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1,1]]},"references-count":53,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tdsc.2020.2991136","relation":{},"ISSN":["1545-5971","1941-0018","2160-9209"],"issn-type":[{"value":"1545-5971","type":"print"},{"value":"1941-0018","type":"electronic"},{"value":"2160-9209","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,1,1]]}}}