{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,30]],"date-time":"2025-08-30T17:12:32Z","timestamp":1756573952035},"reference-count":56,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology Taiwan","doi-asserted-by":"publisher","award":["108-2221-E-011-057-MY3"],"award-info":[{"award-number":["108-2221-E-011-057-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Dependable and Secure Comput."],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/tdsc.2022.3177812","type":"journal-article","created":{"date-parts":[[2022,5,26]],"date-time":"2022-05-26T19:36:08Z","timestamp":1653593768000},"page":"1-1","source":"Crossref","is-referenced-by-count":3,"title":["CRRC: Coordinating Retention Errors, Read Disturb Errors and Huffman Coding on TLC NAND Flash Memory"],"prefix":"10.1109","author":[{"given":"Ta-Ching","family":"Yu","sequence":"first","affiliation":[{"name":"Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chin-Hsien","family":"Wu","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan, Taiwan, 106"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan-Qi","family":"Liao","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240240"},{"key":"ref56","article-title":"Characterizing, exploiting, and mitigating vulnerabilities in MLC NAND flash memory programming","author":"cai","year":"2018"},{"key":"ref15","first-page":"497","article-title":"Degradation of tunnel oxide by FN current stress and its effects on data retention characteristics of 90 nm NAND flash memory cells","author":"lee","year":"2003","journal-title":"Proc 41st Annu IEEE Int Rel Phys Symp"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056062"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2016.2603608"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657034"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3446771"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2015.2448108"},{"key":"ref10","article-title":"Mitigating negative impacts of read disturb in SSDs","volume":"26","author":"li","year":"2020","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591594"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3219617.3219659"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-0599-3"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3025514"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240241"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015666"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2013711"},{"key":"ref46","first-page":"112t","article-title":"Reliability enhancement of 1xnm TLC for cold flash and millennium memories","author":"yamazaki","year":"2015","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00041"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2019.8739689"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998173"},{"key":"ref42","article-title":"QEMU, a fast and portable dynamic translator","author":"bellard","year":"2005","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2013.6558443"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2852748"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3126511"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401203"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3465332.3470877"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939077"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2504868"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062960"},{"key":"ref3","first-page":"198","article-title":"A 151 mm 2 64Gb MLC NAND flash memory in 24 nm CMOS technology","author":"fukuda","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2713127"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417947"},{"key":"ref40","year":"2020"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474023"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/4.568829"},{"key":"ref37","first-page":"1","article-title":"Compression and ssds: Where and how?","author":"zuck","year":"2014","journal-title":"Proc 2nd Workshop Interact NVM\/Flash Operating Syst Workloads"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2011.6018868"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858406"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICICSP50920.2020.9232125"},{"key":"ref33","article-title":"Nonvolatile memory device, method of operating nonvolatile memory device and memory system including nonvolatile memory device","author":"kim","year":"2012"},{"key":"ref32","article-title":"Memory controller, method of operating the same and memory system including the same","author":"seo","year":"2016"},{"key":"ref2","first-page":"138","article-title":"7.5 A 128Gb 2b\/cell NAND flash memory in 14 nm technology with tPROG= 640$\\mu$? s and 800MB\/s I\/O rate","author":"lee","year":"2016","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"ref39","year":"2020"},{"key":"ref38","article-title":"FLAP: Flash-aware prefetching for improving SSD-based disk cache","volume":"9","author":"liu","year":"2014","journal-title":"J Netw"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.61"},{"key":"ref23","author":"cormen","year":"2009","journal-title":"Introduction to Algorithms"},{"key":"ref26","first-page":"243","article-title":"LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives","author":"zhao","year":"2013","journal-title":"Proc 11th USENIX Conf File Storage Technol"},{"key":"ref25","article-title":"On the use of strong BCH codes for improving multilevel NAND flash memory storage capacity","author":"sun","year":"2006","journal-title":"Proc IEEE Workshop Signal Process Syst Des Implementation"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IMW48823.2020.9108117"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1952.273898"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2019.8720420"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.115"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2014.6849375"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2839671"}],"container-title":["IEEE Transactions on Dependable and Secure Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8858\/4358699\/09782532.pdf?arnumber=9782532","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,16]],"date-time":"2023-05-16T20:31:18Z","timestamp":1684269078000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9782532\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":56,"URL":"https:\/\/doi.org\/10.1109\/tdsc.2022.3177812","relation":{},"ISSN":["1545-5971","1941-0018","2160-9209"],"issn-type":[{"value":"1545-5971","type":"print"},{"value":"1941-0018","type":"electronic"},{"value":"2160-9209","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}