{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,4]],"date-time":"2026-02-04T18:02:29Z","timestamp":1770228149436,"version":"3.49.0"},"reference-count":64,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100014188","name":"Ministry of Science and ICT, South Korea","doi-asserted-by":"publisher","award":["NRF-2020R1A2C2101134"],"award-info":[{"award-number":["NRF-2020R1A2C2101134"]}],"id":[{"id":"10.13039\/501100014188","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Institute of Information &amp; Communications Technology Planning &amp; Evaluation","award":["IITP-2019-0-01570"],"award-info":[{"award-number":["IITP-2019-0-01570"]}]},{"name":"Institute of Information &amp; Communications Technology Planning &amp; Evaluation","award":["RS-2024-00425503"],"award-info":[{"award-number":["RS-2024-00425503"]}]},{"name":"Institute of Information &amp; Communications Technology Planning &amp; Evaluation","award":["RS-2024-00438729"],"award-info":[{"award-number":["RS-2024-00438729"]}]},{"name":"Institute of Information &amp; Communications Technology Planning &amp; Evaluation","award":["RS-2024-00440780"],"award-info":[{"award-number":["RS-2024-00440780"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Dependable and Secure Comput."],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/tdsc.2024.3479284","type":"journal-article","created":{"date-parts":[[2024,10,14]],"date-time":"2024-10-14T17:29:28Z","timestamp":1728926968000},"page":"2179-2196","source":"Crossref","is-referenced-by-count":3,"title":["A Novel Efficient Crash Consistency Solution Enabling Rollback Recovery for Secure NVM in Low-Power Energy Harvesting Systems"],"prefix":"10.1109","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-9651-064X","authenticated-orcid":false,"given":"Youngkwang","family":"Han","sequence":"first","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST) and CySecuLab, Daejeon, Republic of Korea"}]},{"given":"Zhenyu","family":"Hu","sequence":"additional","affiliation":[{"name":"Computer Science, University of Central Florida, Orlando, FL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7378-6196","authenticated-orcid":false,"given":"Jongouk","family":"Choi","sequence":"additional","affiliation":[{"name":"Computer Science, University of Central Florida, Orlando, FL, USA"}]},{"given":"Kazi Abu","family":"Zubair","sequence":"additional","affiliation":[{"name":"Intel Corporation, P-Core Architecture Group, San Jose, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6050-0187","authenticated-orcid":false,"given":"Amro","family":"Awad","sequence":"additional","affiliation":[{"name":"Department of Engineering Science, University of Oxford, Oxfordshire, U.K."}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6422-6549","authenticated-orcid":false,"given":"Changhee","family":"Jung","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Purdue University, West Lafayette, IN, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8984-1006","authenticated-orcid":false,"given":"Brent Byunghoon","family":"Kang","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST) and CySecuLab, Daejeon, Republic of Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2015.7120024"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7058992"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.SNAPL.2017.8"},{"key":"ref4","article-title":"Msp430fr5994launchpad development kit (mspexp430fr5994)","year":"2021"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341281"},{"key":"ref6","first-page":"129","article-title":"Adaptive dynamic checkpointing for safe efficient intermittent computing","volume-title":"Proc. 13th USENIX Symp. Operating Syst. Des. Implementation","author":"Maeng","year":"2018"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872377"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000086"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/AE51540.2021.9542884"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2786763.2694387"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378473"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISS1.2017.8389371"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927164"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVT.2019.2961993"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00035"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830802"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00040"},{"key":"ref18","first-page":"157","article-title":"Anubis: Ultra-low overhead and recovery time for secure non-volatile memories","volume-title":"Proc. 46th Int. Symp. Comput. Architexture","author":"Zubair","year":"2019"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358290"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2020.3020085"},{"key":"ref21","article-title":"A memory encryption engine suitable for general purpose processors","volume-title":"Cryptol. ePrint Arch.","author":"Gueron","year":"2016"},{"key":"ref22","volume-title":"Database Recovery","volume":"12","author":"Kumar","year":"2012"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315642"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/2.191981"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-013-0884-0"},{"key":"ref26","article-title":"Msp430fr5969 mixed-signal microcontrollers (revf)","year":"2018"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358279"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747910"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2007.16"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/rtas.2019.00035"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/aspdac.2016.7428003"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480102"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589098"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref35","article-title":"Alpaca: Intermittent execution without checkpoints","volume":"CoRR","author":"Maeng","year":"2019"},{"key":"ref36","first-page":"17","article-title":"Intermittent computation without hardware support or programmer intervention","volume-title":"Proc. 12th USENIX Symp. Operating Syst. Des. Implementation","author":"Woude","year":"2016"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2016.2616905"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744842"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/micro50266.2020.00015"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480067"},{"key":"ref41","first-page":"143","article-title":"Janus: Optimizing memory and storage support for non-volatile memory systems","volume-title":"Proc. ACM\/IEEE 46th Annu. Int. Symp. Comput. Architexture","author":"Liu","year":"2019"},{"key":"ref42","article-title":"Intel SGX explained","volume-title":"IACR Cryptol. ePrint Arch.","volume":"2016","author":"Costan","year":"2016"},{"key":"ref43","first-page":"104","article-title":"Triad-NVM: Persistency for integrity-protected and encrypted non-volatile memories","volume-title":"Proc. 46th Int. Symp. Comput. Architexture","author":"Awad","year":"2019"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/NVMT.2009.5429778"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/sp.2019.00002"},{"key":"ref46","first-page":"973","article-title":"Meltdown Reading kernel memory from user space","volume-title":"Proc. 27th USENIX Secur. Symp.","author":"Lipp","year":"2018"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3177872"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136502"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2777834"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref52","article-title":"Fujitsufram","year":"2014"},{"key":"ref53","article-title":"Fujitsuframcomparison","year":"2016"},{"key":"ref54","article-title":"Ti energytrace energytrace technology","year":"2014"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref56","article-title":"Fujitsuframwhitepaper","year":"2014"},{"key":"ref57","article-title":"Mspframfaq","year":"2014"},{"key":"ref58","article-title":"Intel hardware shield\u2013intel total memory encryption","year":"2021"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24676-3_24"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00041"},{"key":"ref61","first-page":"127","article-title":"Application memory isolation on ultra-low-power MCUs","volume-title":"Proc. \\{USENIX\\} Annu. Tech. Conf.","author":"Hardin","year":"2018"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8740834"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714997"},{"key":"ref64","article-title":"Hardware support for secure intermittent architectures","volume-title":"Proc. Workshop Energy-Secure Syst. Architectures (ESSA)","author":"Krishnan","year":"2019"}],"container-title":["IEEE Transactions on Dependable and Secure Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8858\/10992672\/10715573.pdf?arnumber=10715573","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,17]],"date-time":"2025-05-17T03:26:14Z","timestamp":1747452374000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10715573\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":64,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tdsc.2024.3479284","relation":{},"ISSN":["1545-5971","1941-0018","2160-9209"],"issn-type":[{"value":"1545-5971","type":"print"},{"value":"1941-0018","type":"electronic"},{"value":"2160-9209","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}