{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T13:43:37Z","timestamp":1769003017394,"version":"3.49.0"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Dependable and Secure Comput."],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/tdsc.2025.3604556","type":"journal-article","created":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:33:16Z","timestamp":1756755196000},"page":"115-131","source":"Crossref","is-referenced-by-count":0,"title":["Elevating Parallel Shadow Stack Concepts for Architectures With Register Windows"],"prefix":"10.1109","volume":"23","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3274-2469","authenticated-orcid":false,"given":"Kai","family":"Lehniger","sequence":"first","affiliation":[{"name":"IHP - Leibniz-Institut für innovative Mikroelektronik, Frankfurt, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6209-9048","authenticated-orcid":false,"given":"Peter","family":"Langend\u00f6rfer","sequence":"additional","affiliation":[{"name":"Brandenburgische Technische Universität Cottbus-Senftenberg, Cottbus, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"issue":"14","key":"ref1","article-title":"Smashing the stack for fun and profit","volume":"49","year":"1996","journal-title":"Phrack Mag."},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00076"},{"key":"ref3","article-title":"Espressif leads the IoT chip market with over 1 billion shipments worldwide. espressif systems","year":"2023"},{"key":"ref5","article-title":"Pax non-executable pages design & implementation","author":"Team","year":"2003"},{"key":"ref6","article-title":"Getting around non-executable stack (and fix)","author":"Designer","year":"1997"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1315245.1315313"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1866307.1866370"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3545948.3545997"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2133375.2133377"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSD51259.2020.00034"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1966913.1966919"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s11416-017-0299-1"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.51"},{"key":"ref15","article-title":"Pax address space layout randomization (ASLR)","year":"2003"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP53844.2022.00039"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2022.3190374"},{"key":"ref18","first-page":"63","article-title":"StackGuard: Automatic adaptive detection and prevention of buffer-overflow attacks","volume-title":"Proc. USENIX Secur. Symp.","author":"Cowan"},{"key":"ref19","article-title":"StackGhost: Hardware facilitated stack protection","volume-title":"Proc. 10th USENIX Secur. Symp.","author":"Frantzen"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DSD57027.2022.00070"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2748000"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-58951-6_17"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3322469"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3129743.3129748"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1609956.1609960"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2159712"},{"key":"ref27","article-title":"RopGuard: Runtime prevention of return-oriented programming attacks","volume":"49","author":"Fratri\u0107","year":"2012","journal-title":"Univ. Zagreb Fac. Elect. Eng. Comput."},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2014.23156"},{"key":"ref29","first-page":"401","article-title":"Stitching the gadgets: On the ineffectiveness of coarse-grained control-flow integrity protection","volume-title":"Proc. 23rd USENIX Secur. Symp.","author":"Davi"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2014.43"},{"key":"ref31","first-page":"161","article-title":"Control-flow bending: On the effectiveness of Control-Flow integrity","volume-title":"Proc. 24th USENIX Secur. Symp.","author":"Carlini"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2714576.2714635"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSC.2001.918971"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.3390\/s21227771"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.9"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1655077.1655083"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714980"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.166"},{"issue":"8","key":"ref39","doi-asserted-by":"crossref","first-page":"1","DOI":"10.3390\/mi14081525","article-title":"Securing embedded system from code reuse attacks: A lightweight scheme with hardware assistance","volume":"14","author":"An","year":"2023","journal-title":"Micromachines"},{"key":"ref40","first-page":"409","article-title":"Intel, Intel 64 and IA-32 Architectures Software Developer\u2019s Manual Volume 1: Basic Architecture; Chapter 18: Control-Flow Enforcement Technology (CET)","year":"2025"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/285930.285981"},{"key":"ref42","article-title":"Xtensa Instruction set Architecture (ISA) Summary","year":"2022"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.3390\/fi15060217"},{"key":"ref44","first-page":"74","article-title":"ESP32 technical reference manual: Version 5.5","year":"2025"},{"key":"ref46","article-title":"Coremark","year":"2018"},{"key":"ref47","article-title":"BEEBS: Open benchmarks for energy measurements on embedded platforms","author":"Pallister","year":"2013"},{"key":"ref48","article-title":"Xtensa microprocessor programmer\u2019s guide","year":"2018"},{"key":"ref49","article-title":"The evolution of CFI attacks and defenses","author":"Bialek","year":"2018"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/1455770.1455775"},{"key":"ref51","article-title":"TrustZone technology for ARMv8-M architecture version 2.1","year":"2023"},{"key":"ref52","article-title":"RISC-V ABIs specification","year":"2022"},{"key":"ref53","article-title":"Arm a-profile A32\/T32 instruction set architecture: STR (register)","year":"2025"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3556977"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/3494516"},{"key":"ref56","first-page":"1219","article-title":"Silhouette: Efficient protected shadow stacks for embedded systems","volume-title":"Proc. 29th USENIX Secur. Symp.","author":"Zhou"},{"key":"ref57","article-title":"Arm architecture reference manual for a-profile architecture, issue j.a","year":"2025"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2022.3230748"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/MECO58584.2023.10154928"}],"container-title":["IEEE Transactions on Dependable and Secure Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8858\/11354469\/11146284.pdf?arnumber=11146284","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,20]],"date-time":"2026-01-20T23:23:00Z","timestamp":1768951380000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11146284\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":57,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tdsc.2025.3604556","relation":{},"ISSN":["1545-5971","1941-0018","2160-9209"],"issn-type":[{"value":"1545-5971","type":"print"},{"value":"1941-0018","type":"electronic"},{"value":"2160-9209","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}