{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T18:35:14Z","timestamp":1777487714385,"version":"3.51.4"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T00:00:00Z","timestamp":1288569600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Educ."],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/te.2009.2031842","type":"journal-article","created":{"date-parts":[[2009,11,6]],"date-time":"2009-11-06T21:04:13Z","timestamp":1257541453000},"page":"517-531","source":"Crossref","is-referenced-by-count":24,"title":["Effective Teaching of the Physical Design of Integrated Circuits Using Educational Tools"],"prefix":"10.1109","volume":"53","author":[{"given":"Syed Mahfuzul","family":"Aziz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Etienne","family":"Sicard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sonia","family":"Ben Dhia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","author":"tsividis","year":"2003","journal-title":"Operating and Modeling of the MOS Transistor"},{"key":"ref38","author":"uyemura","year":"2005","journal-title":"Chip Design for Submicron VLSI CMOS Layout and Simulation"},{"key":"ref33","first-page":"1","article-title":"internationalisation as a change dynamic in engineering education: issues and challenges","author":"aziz","year":"2005","journal-title":"Proc 2005 ASEE\/AaeE 4th Global Coll Eng Educ"},{"key":"ref32","first-page":"51","author":"aziz","year":"2006","journal-title":"Innovations 2006 World Innovations in Engineering Education and Research"},{"key":"ref31","year":"2009","journal-title":"MOSIS Educational Program"},{"key":"ref30","year":"2009","journal-title":"Educational program for IC prototyping"},{"key":"ref37","author":"smith","year":"2003","journal-title":"WinSpice3 User's Manual"},{"key":"ref36","author":"sicard","year":"2009","journal-title":"Microwind & Dsch User's Manual"},{"key":"ref35","author":"sicard","year":"2007","journal-title":"Advanced CMOS Cell Design"},{"key":"ref34","author":"sicard","year":"2006","journal-title":"Basic of CMOS Cell Designs"},{"key":"ref10","first-page":"1","article-title":"A 45 nm low power system-on-chip technology with dual gate (logic and I\/O) high-<formula formulatype=\"inline\"> <tex Notation=\"TeX\">${\\rm k}$<\/tex><\/formula>\/metal gate strained silicon transistors","author":"jan","year":"2008","journal-title":"Proc IEDM Tech Dig"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1002\/0470068329"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2005.1388765"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.921274"},{"key":"ref13","year":"2009","journal-title":"International technology roadmap for semiconductors 2008 update"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2007.4337663"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2004.828570"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.836648"},{"key":"ref17","first-page":"11.6.1","article-title":"A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors","author":"ghani","year":"2003","journal-title":"Proc IEDM Tech Dig"},{"key":"ref18","first-page":"657","article-title":"A 65 nm logic technology featuring 35 nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-<formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm k}$<\/tex><\/formula> ILD and 0.57 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu {\\rm m}^{2}$<\/tex> <\/formula> SRAM cell","author":"bai","year":"2004","journal-title":"Proc IEDM Tech Dig"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705211"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2007.893174"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346860"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2003.813517"},{"key":"ref3","first-page":"247","article-title":"A 45 nm logic technology with high-<formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm k}$<\/tex> <\/formula> + metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging","author":"mistry","year":"2007","journal-title":"Proc IEDM Tech Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609314"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2004.832882"},{"key":"ref5","first-page":"124","article-title":"Gate dielectric scaling for high-performance CMOS: From <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm SiO}_{2}$<\/tex><\/formula> to high-<formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm K}$<\/tex><\/formula>","author":"chau","year":"2003","journal-title":"Proc Extended Abstracts IEEE IWGI"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609285"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609318"},{"key":"ref2","first-page":"128","article-title":"45 nm high-<formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm k} $<\/tex><\/formula> + metal gate strain-enhanced transistors","author":"auth","year":"2008","journal-title":"Proc Dig Tech Papers Symp VLSI Technol"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705227"},{"key":"ref1","first-page":"1","article-title":"A 32 nm logic technology featuring 2nd-generation high-<formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm k} $<\/tex><\/formula> + metal-gate transistors, enhanced channel strain and 0.171 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu {\\rm m}^{2}$<\/tex> <\/formula> SRAM cell size in a 291 Mb array","author":"natarajan","year":"2008","journal-title":"Proc IEDM Tech Dig"},{"key":"ref20","first-page":"1","article-title":"integrated cmos tri-gate transistors: paving the way to future technology generations","author":"chau","year":"2006","journal-title":"Technology Intel Mag"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2006.12.006"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2007.906604"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2004.824843"},{"key":"ref42","author":"weste","year":"2005","journal-title":"CMOS VLSI Design A Systems Perspective"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2004.837039"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1952.273964"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2005.853072"},{"key":"ref44","first-page":"69","author":"aziz","year":"2005","journal-title":"Innovations 2005 World Innovations in Engineering Education and Research"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2004.837058"},{"key":"ref43","doi-asserted-by":"crossref","DOI":"10.1109\/9780470547182","author":"liu","year":"2001","journal-title":"MOSFET Models for SPICE Simulation Including BSIM3v3 and BSIM4"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2004.825219"}],"container-title":["IEEE Transactions on Education"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/13\/5605607\/05308201.pdf?arnumber=5308201","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:58:48Z","timestamp":1633910328000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5308201\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":45,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/te.2009.2031842","relation":{},"ISSN":["0018-9359","1557-9638"],"issn-type":[{"value":"0018-9359","type":"print"},{"value":"1557-9638","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,11]]}}}