{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T22:07:09Z","timestamp":1648850829526},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Educ."],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/te.2011.2107911","type":"journal-article","created":{"date-parts":[[2011,2,11]],"date-time":"2011-02-11T21:42:28Z","timestamp":1297460548000},"page":"675-682","source":"Crossref","is-referenced-by-count":4,"title":["T&D-Bench\u2014Innovative Combined Support for Education and Research in Computer Architecture and Embedded Systems"],"prefix":"10.1109","volume":"54","author":[{"given":"Sandro Neves","family":"Soares","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fl\u00e1vio Rech","family":"Wagner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Adaptive reduced bit-width instruction set architecture (adapt-rISA)","author":"soares","year":"2009","journal-title":"Proc IFIP Int Conf Very Large-Scale Integr"},{"key":"ref11","first-page":"3","article-title":"A computer architecture education curriculum through the design and implementation of original processors using FPGAs","author":"sugawara","year":"2004","journal-title":"Proc WCAE"},{"key":"ref12","first-page":"96","article-title":"On the introduction of reconfigurable hardware into computer architecture education","author":"brennan","year":"2003","journal-title":"Proc WCAE"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2008.930096"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2009.2014858"},{"key":"ref15","article-title":"2nd generation DLX architecture simulator","author":"uy","year":"2004","journal-title":"Proc WCAE"},{"key":"ref16","first-page":"57","article-title":"ESCAPE: Environment for the simulation of computer architectures for the purpose of education","author":"verplaetse","year":"1999","journal-title":"IEEE TCCA Newslett"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/40.846311"},{"key":"ref18","first-page":"23","article-title":"SATSim: A superscalar architecture trace simulator using interactive animation","author":"wolff","year":"2000","journal-title":"IEEE TCCA Newslett"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2008.927690"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FIE.2006.322527"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2008.930097"},{"key":"ref6","author":"patt","year":"2004","journal-title":"Introduction to Computing Systems From bits & Gates to C & Beyond"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1145\/1275633.1275637","article-title":"From classroom to research: Providing different services for computer architecture education","author":"soares","year":"2007","journal-title":"Proc WCAE"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/54.953277"},{"key":"ref7","author":"biswas","year":"2003","journal-title":"EXPRESSION Users Manual"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.982914"},{"key":"ref1","author":"mishra","year":"2008","journal-title":"Processor Description Languages"},{"key":"ref9","author":"soares","year":"0","journal-title":"T&D-BenchExploring the design space of processors in education and research"},{"key":"ref20","first-page":"32","article-title":"SimMips—A MIPS system simulator","author":"fujieda","year":"2009","journal-title":"Proc WCAE"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/40.846310"},{"key":"ref21","first-page":"17","article-title":"Circuit modeling in DLSim 3","author":"salter","year":"2009","journal-title":"Proc WCAE"},{"key":"ref23","first-page":"93","article-title":"WebMIPS: A new web-based MIPS simulation environment for computer architecture education","author":"branovic","year":"2004","journal-title":"Proc WCAE"}],"container-title":["IEEE Transactions on Education"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/13\/6062572\/05711701.pdf?arnumber=5711701","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:47Z","timestamp":1633909967000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5711701\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":23,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/te.2011.2107911","relation":{},"ISSN":["0018-9359","1557-9638"],"issn-type":[{"value":"0018-9359","type":"print"},{"value":"1557-9638","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11]]}}}