{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T05:16:31Z","timestamp":1774415791631,"version":"3.50.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1959,9,1]],"date-time":"1959-09-01T00:00:00Z","timestamp":-326160000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Electron. Comput."],"published-print":{"date-parts":[[1959,9]]},"DOI":"10.1109\/tec.1959.5222697","type":"journal-article","created":{"date-parts":[[2009,8,28]],"date-time":"2009-08-28T14:36:43Z","timestamp":1251470203000},"page":"356-367","source":"Crossref","is-referenced-by-count":221,"title":["Minimizing the Number of States in Incompletely Specified Sequential Switching Functions"],"prefix":"10.1109","volume":"EC-8","author":[{"given":"M. C.","family":"Paull","sequence":"first","affiliation":[]},{"given":"S. H.","family":"Unger","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"453","author":"caldwell","year":"1958","journal-title":"Switching Circuits and Logical Design"},{"key":"ref3","first-page":"129","author":"moore","year":"1956","journal-title":"Automata Studies"},{"key":"ref10","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1957.5222039"},{"key":"ref5","year":"0"},{"key":"ref11b","year":"0"},{"key":"ref8","author":"ginsburg","year":"1958","journal-title":"A Synthesis Technique for Minimal State Sequential Machines"},{"key":"ref11a","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1958.5222663"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1955.tb03788.x"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/320964.320983"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/0016-0032(54)90618-3"}],"container-title":["IEEE Transactions on Electronic Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5407885\/5222675\/05222697.pdf?arnumber=5222697","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:44:05Z","timestamp":1638218645000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5222697\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1959,9]]},"references-count":12,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tec.1959.5222697","relation":{},"ISSN":["0367-7508"],"issn-type":[{"value":"0367-7508","type":"print"}],"subject":[],"published":{"date-parts":[[1959,9]]}}}