{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:05:45Z","timestamp":1730300745254,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tencon.2018.8650267","type":"proceedings-article","created":{"date-parts":[[2019,3,18]],"date-time":"2019-03-18T21:10:38Z","timestamp":1552943438000},"page":"1070-1074","source":"Crossref","is-referenced-by-count":0,"title":["Temperature Reliability of Junctionless Twin Gate Recessed Channel (JL-TGRC) MOSFET with Different Gate Material for Low Power Digital-Logic Applications"],"prefix":"10.1109","author":[{"given":"Ajay","family":"Kumar","sequence":"first","affiliation":[]},{"given":"Samarth","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Balark","family":"Tiwari","sequence":"additional","affiliation":[]},{"given":"Rishu","family":"Chaujar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"5867","DOI":"10.1007\/s00542-017-3348-2","article-title":"Investigation of parasitic capacitances of In2O5Sn gate electrode recessed channel MOSFET for ULSI switching applications","volume":"23","author":"kumar","year":"2017","journal-title":"Microsystem Technologies"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.spmi.2018.02.018"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.spmi.2016.01.027"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2015.12.007"},{"key":"ref14","volume":"5","author":"silvaco","year":"2016","journal-title":"Atlas User Manual"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/55.981318"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.851232"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(96)00079-2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/S1369-7021(06)71541-3"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.921017"},{"key":"ref6","first-page":"145","author":"maly","year":"0","journal-title":"Twin gate vertical slit FET (VeSFET) for highly periodic layout and 3D integration"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.jestch.2014.06.002"},{"journal-title":"Evolutionary MOSFET Structure and Channel Design for Nanoscale CMOS Technology","year":"2012","author":"ho","key":"ref8"},{"key":"ref7","first-page":"777","author":"chatterjee","year":"0","journal-title":"CMOS metal replacement gate transistors using tantalum pentoxide gate insulator"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRev.105.1246"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.spmi.2017.05.045"},{"key":"ref1","first-page":"3","article-title":"History of semiconductors","author":"?ukasiak","year":"2010","journal-title":"Journal of Telecommunications and Information Technology"}],"event":{"name":"TENCON 2018 - 2018 IEEE Region 10 Conference","start":{"date-parts":[[2018,10,28]]},"location":"Jeju, Korea (South)","end":{"date-parts":[[2018,10,31]]}},"container-title":["TENCON 2018 - 2018 IEEE Region 10 Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8643125\/8650051\/08650267.pdf?arnumber=8650267","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T01:48:27Z","timestamp":1598233707000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8650267\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/tencon.2018.8650267","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}