{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:05:52Z","timestamp":1730300752849,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tencon.2018.8650276","type":"proceedings-article","created":{"date-parts":[[2019,3,18]],"date-time":"2019-03-18T21:10:38Z","timestamp":1552943438000},"page":"2422-2425","source":"Crossref","is-referenced-by-count":2,"title":["Design, Simulation, and Analysis of a Digital Electro-optic SR NOR Latch"],"prefix":"10.1109","author":[{"given":"Law Foo","family":"Kui","sequence":"first","affiliation":[]},{"given":"M.","family":"Rakib Uddin","sequence":"additional","affiliation":[]},{"given":"Nur","family":"Musyiirah","sequence":"additional","affiliation":[]},{"given":"Nurazmina","family":"Lingas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1364\/OL.35.001620"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11082-017-1256-4"},{"key":"ref12","first-page":"101080q","article-title":"CMOS-compatible optical AND, OR, and XOR gates using voltage-induced free-carrier dispersion and stimulated Raman scattering","author":"gostimirovic","year":"2017","journal-title":"Proc Of SPIE Vol"},{"key":"ref13","first-page":"12","volume":"2","author":"ndjountche","year":"2016","journal-title":"Digital Electronics 2 Sequential and Arithmetic Logic Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s11082-017-1113-5"},{"article-title":"Structured placement of latches\/flip-flops to minimize clock power in high-performance designs","year":"2015","author":"alpert","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1142\/p949"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2227850"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085423"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/0030-4018(91)90558-U"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.1017"},{"key":"ref2","first-page":"395","author":"maini","year":"2008","journal-title":"Digital Electronics"},{"key":"ref1","first-page":"353","author":"pedroni","year":"2008","journal-title":"Digital Electronics and Design with VHDL"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/3.34055"}],"event":{"name":"TENCON 2018 - 2018 IEEE Region 10 Conference","start":{"date-parts":[[2018,10,28]]},"location":"Jeju, Korea (South)","end":{"date-parts":[[2018,10,31]]}},"container-title":["TENCON 2018 - 2018 IEEE Region 10 Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8643125\/8650051\/08650276.pdf?arnumber=8650276","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T01:48:39Z","timestamp":1598233719000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8650276\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/tencon.2018.8650276","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}