{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T11:36:03Z","timestamp":1761824163978,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/tencon.2019.8929475","type":"proceedings-article","created":{"date-parts":[[2019,12,12]],"date-time":"2019-12-12T21:01:41Z","timestamp":1576184501000},"page":"400-405","source":"Crossref","is-referenced-by-count":3,"title":["DoLaR: Double Layer Routing for Bufferless Mesh Network-on-Chip"],"prefix":"10.1109","author":[{"given":"Rose George","family":"Kunthara","sequence":"first","affiliation":[]},{"given":"K","family":"Neethu","sequence":"additional","affiliation":[]},{"given":"Rekha K","family":"James","sequence":"additional","affiliation":[]},{"given":"Simi Zerine","family":"Sleeba","sequence":"additional","affiliation":[]},{"given":"John","family":"Jose","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810399"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253765"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669144"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1147\/rd.504.0491","article-title":"Three-Dimensional Integrated Circuits","volume":"50","author":"topol","year":"2006","journal-title":"IBM J Research and Development"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136497"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICEIE.2010.5559865"},{"key":"ref18","first-page":"493506","article-title":"Economizing TSV resources in 3D Network-on-chip design","volume":"23","author":"wang","year":"2015","journal-title":"IEEE Trans Very Large Scale Integration Syst"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E95.D.1519"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749724"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531649"},{"key":"ref7","article-title":"Evaluation of the raw microprocessor: An exposedwire-delay architecture for ILP and streams","author":"taylor","year":"0","journal-title":"ISCA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref9","first-page":"333","article-title":"ViChaR: A dynamic virtual channel regulator for network-on-chip routers","author":"nicopoulos","year":"0","journal-title":"Proc 9th Annu Int Symp Microarchitecture"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106980"},{"key":"ref22","article-title":"A Detailed and Flexible Cycle-Accurate Network-on-Chip Simulator","author":"nan","year":"0","journal-title":"IEEE International Symposium on Performance Analysis of Systems and Software"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2457444"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"journal-title":"SPEC2006 CPU Benchmark Suite","year":"0","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2007.17"}],"event":{"name":"TENCON 2019 - 2019 IEEE Region 10 Conference (TENCON)","start":{"date-parts":[[2019,10,17]]},"location":"Kochi, India","end":{"date-parts":[[2019,10,20]]}},"container-title":["TENCON 2019 - 2019 IEEE Region 10 Conference (TENCON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8910516\/8929228\/08929475.pdf?arnumber=8929475","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T16:25:07Z","timestamp":1658247907000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8929475\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/tencon.2019.8929475","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}