{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:49:58Z","timestamp":1771703398843,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/tencon.2019.8929593","type":"proceedings-article","created":{"date-parts":[[2019,12,13]],"date-time":"2019-12-13T02:01:41Z","timestamp":1576202501000},"page":"2164-2167","source":"Crossref","is-referenced-by-count":26,"title":["SRAM cell with better read and write stability with Minimum area"],"prefix":"10.1109","author":[{"given":"B. Naresh Kumar","family":"Reddy","sequence":"first","affiliation":[]},{"given":"K","family":"Sarangam","sequence":"additional","affiliation":[]},{"given":"T.","family":"Veeraiah","sequence":"additional","affiliation":[]},{"given":"Ramalingaswamy","family":"Cheruku","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893584"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2012.6343368"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2029114"},{"key":"ref13","first-page":"260262","article-title":"A 28 nm high-density 6T SRAM with optimized peripheral-assist circuits for operation down to 0.6 V","author":"sinangil","year":"0","journal-title":"Solid-State Circuits Conference Digest of Technical Papers (ISSCC) IEEE International"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2100834"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.04.007"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"23572363","DOI":"10.1109\/TED.2014.2321295","article-title":"An 8T low-voltage and low-leakage half-selection disturb-free SRAM using bulk-CMOS and FinFETs","volume":"61","author":"pasandi","year":"2014","journal-title":"IEEE Trans Electron Devices"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2091321"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2377518"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref3","first-page":"1452","article-title":"Low power and robust 7T dual-Vt SRAM circuit","author":"tawfik","year":"0","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2005.1554488"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"488","DOI":"10.1109\/TVLSI.2007.915499","article-title":"Characterization of a Novel Nine-Transistor SRAM Cell","volume":"16","author":"liu","year":"2008","journal-title":"IEEE Trans on Very Large Scale Integration (VLSI) Systems"},{"key":"ref8","first-page":"234237","article-title":"A robust single supply voltage SRAM read assist technique using selective precharge","author":"abu-rahma","year":"0","journal-title":"Proceedings of the 30th European Solid-State Circuits Conference ESSCIR"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IranianCEE.2013.6599738"},{"key":"ref1","first-page":"347","article-title":"Variability in sub-100 nm SRAM designs","author":"heald","year":"0","journal-title":"Proc IEEE\/ACM Int Conf Computer Aided Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681848"}],"event":{"name":"TENCON 2019 - 2019 IEEE Region 10 Conference (TENCON)","location":"Kochi, India","start":{"date-parts":[[2019,10,17]]},"end":{"date-parts":[[2019,10,20]]}},"container-title":["TENCON 2019 - 2019 IEEE Region 10 Conference (TENCON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8910516\/8929228\/08929593.pdf?arnumber=8929593","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,8]],"date-time":"2022-10-08T10:39:11Z","timestamp":1665225551000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8929593\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/tencon.2019.8929593","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}