{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:06:16Z","timestamp":1730300776020,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,31]],"date-time":"2023-10-31T00:00:00Z","timestamp":1698710400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,31]],"date-time":"2023-10-31T00:00:00Z","timestamp":1698710400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004721","name":"The University of Tokyo","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004721","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,31]]},"DOI":"10.1109\/tencon58879.2023.10322483","type":"proceedings-article","created":{"date-parts":[[2023,11,22]],"date-time":"2023-11-22T14:07:19Z","timestamp":1700662039000},"page":"564-569","source":"Crossref","is-referenced-by-count":0,"title":["A Layout Area Reduction of Basic Logic Element by Using a Neuron CMOS Type 4-input Variable Logic Circuit"],"prefix":"10.1109","author":[{"given":"Shoma","family":"Ito","sequence":"first","affiliation":[{"name":"Graduate School of Information and Telecommunication Engineering, Tokai University,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hisaya","family":"Sawada","sequence":"additional","affiliation":[{"name":"Graduate School of Information and Telecommunication Engineering, Tokai University,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hirotaka","family":"Furukawa","sequence":"additional","affiliation":[{"name":"School of Information Telecommunication Engineering, Tokai University,Department of Embedded Technology,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naruaki","family":"Hokari","sequence":"additional","affiliation":[{"name":"School of Information Telecommunication Engineering, Tokai University,Department of Embedded Technology,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daishi","family":"Nishiguchi","sequence":"additional","affiliation":[{"name":"Research Institute of Science and Technology, Tokai University,Kumamoto,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masaaki","family":"Fukuhara","sequence":"additional","affiliation":[{"name":"Graduate School of Information and Telecommunication Engineering, Tokai University,Tokyo,Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/16.199362"},{"key":"ref7","first-page":"741","article-title":"Capacitances design method of the main neuron CMOS inverter of a 4-input Variable Logic Circuit with FG calibration","volume":"16","author":"yagi","year":"2022","journal-title":"ICIC Express Letters"},{"key":"ref9","first-page":"985","article-title":"Analysis by FPD for Neuron CMOS Variable Logic Circuits with FG Calibration","volume":"14","author":"ohtsuka","year":"2020","journal-title":"ICIC Express Lett"},{"key":"ref4","article-title":"Study of a Neuron CMOS Variable Logic Circuit with Floating Gate Calibration","author":"ohtsuka","year":"2019","journal-title":"IEEJ"},{"key":"ref3","first-page":"656","article-title":"Proposal of a Variable Logic Circuit with a Single Output Terminal Using Neuron MOS Transistors","volume":"j87 c","author":"senboku","year":"2004","journal-title":"The IEICE Transactions"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/16.137325"},{"key":"ref5","first-page":"166","article-title":"Proposal of 4-input variable logic circuit with FGC using neuron CMOS inverters","volume":"j104 c","author":"ohtsuka","year":"2021","journal-title":"IECE Trans Electron (Japanese Edition)"},{"key":"ref10","first-page":"129","article-title":"An Electronic Neuron Using Interconnect Capacitance and Applied to a Variable Logic Circuit","volume":"j105 c","author":"nishiguchi","year":"2022","journal-title":"The IEICE Transactions"},{"key":"ref2","first-page":"202","article-title":"Proposal of a Variable Logic Circuit Using Neuron MOS Transistor","volume":"j86 c","author":"fukuhara","year":"2003","journal-title":"The IEICE Transactions"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-0824-6"}],"event":{"name":"TENCON 2023 - 2023 IEEE Region 10 Conference (TENCON)","start":{"date-parts":[[2023,10,31]]},"location":"Chiang Mai, Thailand","end":{"date-parts":[[2023,11,3]]}},"container-title":["TENCON 2023 - 2023 IEEE Region 10 Conference (TENCON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10322307\/10322308\/10322483.pdf?arnumber=10322483","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,30]],"date-time":"2023-11-30T19:07:48Z","timestamp":1701371268000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10322483\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,31]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/tencon58879.2023.10322483","relation":{},"subject":[],"published":{"date-parts":[[2023,10,31]]}}}