{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:35:00Z","timestamp":1774366500758,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2002.1041754","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T23:36:53Z","timestamp":1056584213000},"page":"138-147","source":"Crossref","is-referenced-by-count":51,"title":["Test point insertion that facilitates ATPG in reducing test time and data volume"],"prefix":"10.1109","author":[{"given":"M.J.","family":"Geuzebroek","sequence":"first","affiliation":[]},{"given":"J.T.","family":"van der Linden","sequence":"additional","affiliation":[]},{"given":"A.J.","family":"van de Goor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","first-page":"342","article-title":"Model for delay faults based upon paths","author":"smith","year":"1985","journal-title":"Proc of the IEEE Int Test Conf"},{"key":"13","first-page":"1929","article-title":"Combinational profiles of sequential benchmark circuits","author":"bgrlez","year":"1989","journal-title":"Proc of IEEE Int Symp on Circuits and Systems"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556940"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1980.1585245"},{"key":"12","article-title":"A neural netlist of 10 combinational benchmark designs and a special translator in fortran","author":"brglez","year":"0","journal-title":"Proc of IEEE Int Symp on Circuits and Systems 1985"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529879"},{"key":"2","first-page":"253","article-title":"Test point insertion for scan-based BIST","author":"seiss","year":"1991","journal-title":"Proc European Test Conf"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894217"},{"key":"10","doi-asserted-by":"crossref","first-page":"695","DOI":"10.1145\/37888.38000","article-title":"a dynamic programming approach to the test point insertion problem","author":"krishnamurthy","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"7","doi-asserted-by":"crossref","first-page":"727","DOI":"10.1109\/T-C.1974.224021","article-title":"test point placement to simplify fault detection","volume":"c 23","author":"hayes","year":"1974","journal-title":"IEEE Transactions on Computers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805649"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597195"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557122"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529878"},{"key":"8","first-page":"221","article-title":"On testability analysis of combinational networks","author":"brglez","year":"1984","journal-title":"Proc of IEEE Int Symp on Circuits and Systems"}],"event":{"name":"2002 International Test Conference","location":"Baltimore, MD, USA","acronym":"TEST-02"},"container-title":["Proceedings. International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8073\/22329\/01041754.pdf?arnumber=1041754","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:43:43Z","timestamp":1497566623000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1041754\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/test.2002.1041754","relation":{},"subject":[]}}