{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,15]],"date-time":"2025-04-15T06:11:39Z","timestamp":1744697499294},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2002.1041759","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T19:36:53Z","timestamp":1056569813000},"page":"178-186","source":"Crossref","is-referenced-by-count":9,"title":["On-chip repair and an ATE independent fusing methodology"],"prefix":"10.1109","author":[{"given":"B.","family":"Cowan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Farnsworth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Jakobsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Oakland","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.R.","family":"Ouellette","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.L.","family":"Wheater","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"388","article-title":"An embedded DRAM hybrid macro with auto signal management and enhanced-on-Chip tester","author":"watanabe","year":"2001","journal-title":"Proc ISSCC Digest of Technical Papers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.726568"},{"key":"1","first-page":"191","article-title":"Shared fuse macro for multiple embedded memory devices with redundancy","author":"ouellette","year":"2001","journal-title":"Proc IEEE Custom Integrated Circuits Conference"},{"key":"5","first-page":"407","article-title":"A 0.13 um logic-based embedded DRAM technology with electrical fuses, Cu interconnect in SiLK?, sub-7ns random access time and its extension to the 0.10 mm generation","author":"klee","year":"2001","journal-title":"International Electron Device Meeting 2001 Washington DC"},{"key":"4","first-page":"166","article-title":"Optimisation of CoSi2 based electrical fuses for redundancy implementation in Sub-0.13 um embedded DRAM applications","author":"kothandaraman","year":"2000","journal-title":"Extended Abstracts of the 2000 International Conference on Solid State Device and Materials Sendai 2000"}],"event":{"name":"2002 International Test Conference","acronym":"TEST-02","location":"Baltimore, MD, USA"},"container-title":["Proceedings. International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8073\/22329\/01041759.pdf?arnumber=1041759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:31:01Z","timestamp":1489426261000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1041759\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/test.2002.1041759","relation":{},"subject":[]}}