{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T05:46:07Z","timestamp":1744263967827,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2002.1041781","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T23:36:53Z","timestamp":1056584213000},"page":"375-383","source":"Crossref","is-referenced-by-count":12,"title":["Analog macromodeling of capacitive coupling faults in digital circuit interconnects"],"prefix":"10.1109","author":[{"given":"A.D.","family":"Sathe","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.L.","family":"Bushnell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585558"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766650"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041781"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966675"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805629"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782118"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280915"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557153"},{"key":"1","article-title":"New validation and test problems for high performance deep submicron VLSI circuits","author":"breuer","year":"1997","journal-title":"Tutorial Notes VTS"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1998.741658"},{"key":"7","first-page":"191","article-title":"Test generation for crosstalk-induced delay in integrated circuits","author":"chen","year":"1999","journal-title":"Proc ITC"},{"key":"6","first-page":"641","article-title":"Test generation in VLSI circuits for crosstalk noise","author":"chen","year":"1998","journal-title":"Proc ITC"},{"key":"5","first-page":"809","article-title":"Analytic models for crosstalk delay and pulse analysis under non-ideal inputs","author":"chen","year":"1997","journal-title":"Proc ITC"},{"key":"4","first-page":"191","article-title":"Test generation for maximizing ground bounce for internal circuitry with reconvergent fan-outs","author":"chang","year":"2001","journal-title":"Proc VTS"},{"key":"9","first-page":"13","article-title":"Accurate modeling of interconnects for timing simulation of sub-micronic circuits","author":"deschacht","year":"1997","journal-title":"Proc of the IEEE Workshop on Signal Propagation on Interconnects"},{"key":"8","first-page":"17","article-title":"Test generation for crosstalk-induced faults: Framework and computational results","volume":"18","author":"chen","year":"2002","journal-title":"JETTA"}],"event":{"name":"2002 International Test Conference","acronym":"TEST-02","location":"Baltimore, MD, USA"},"container-title":["Proceedings. International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8073\/22329\/01041781.pdf?arnumber=1041781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:22:04Z","timestamp":1489440124000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1041781\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/test.2002.1041781","relation":{},"subject":[]}}