{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T22:22:19Z","timestamp":1725402139341},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2002.1041785","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T23:36:53Z","timestamp":1056584213000},"page":"398-406","source":"Crossref","is-referenced-by-count":0,"title":["On testing high-performance custom circuits without explicit testing of the internal faults"],"prefix":"10.1109","author":[{"given":"L.-C.","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.S.","family":"Abadir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766675"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.479879"},{"key":"16","first-page":"372","article-title":"Gatemaker: A translator to gate level model extractor for simulation, automatic test pattern generation, and verification","author":"kundu","year":"0","journal-title":"Proc 1998 Int l Test Conf"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185273"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270310"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227760"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129952"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/2.803640"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855293"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670845"},{"key":"10","article-title":"SLV\/ATPG: An automated flow for test model generation from switch level custom circuits","author":"mcdougall","year":"0","journal-title":"Proc IEEE 3rd International Workshop on Microprocessor Test and Verification Austin Texas June 2002"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527817"},{"key":"6","first-page":"91","article-title":"Quantifying non-target defect detection by target fault test sets","author":"bulter","year":"0","journal-title":"Proc European Test Conference 1991"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557120"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923447"},{"key":"9","article-title":"Automated equivalence checking switch level circuits","author":"simon","year":"0","journal-title":"Proc ACM\/IEEE Design Automation Conference New Orlean June 2002"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529895"}],"event":{"name":"2002 International Test Conference","acronym":"TEST-02","location":"Baltimore, MD, USA"},"container-title":["Proceedings. International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8073\/22329\/01041785.pdf?arnumber=1041785","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:27:39Z","timestamp":1489440459000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1041785\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/test.2002.1041785","relation":{},"subject":[]}}