{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:27:09Z","timestamp":1761647229176},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2002.1041795","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T23:36:53Z","timestamp":1056584213000},"page":"456-463","source":"Crossref","is-referenced-by-count":14,"title":["Realizing the benefits of structural test for Intel microprocessors"],"prefix":"10.1109","author":[{"given":"M.","family":"Mayberry","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Johnson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Shahriari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Tripp","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Testing semiconductor memories, theory and practice","year":"1998","author":"van de goor","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639630"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966677"},{"key":"1","article-title":"Defect-based test: A key enabler for successful migration to structural test","author":"sengupta","year":"0","journal-title":"Intel Technology Journal Q4 1999"},{"key":"7","first-page":"748","article-title":"The foundation for compressed ATPG vector","author":"keller","year":"0","journal-title":"Proc Int Test Conf 2001"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639732"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966633"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2001","key":"4"},{"article-title":"Embedded deterministic test - DFT technology for low-cost IC manufacturing test","year":"2001","author":"eide","key":"9"},{"article-title":"Creating a third generation I\/O interconnect","year":"0","author":"bhatt","key":"8"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966635"},{"journal-title":"IEEE","article-title":"Standard for a mixed signal test bus","year":"2000","key":"12"}],"event":{"name":"2002 International Test Conference","acronym":"TEST-02","location":"Baltimore, MD, USA"},"container-title":["Proceedings. International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8073\/22329\/01041795.pdf?arnumber=1041795","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T22:00:01Z","timestamp":1489442401000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1041795\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/test.2002.1041795","relation":{},"subject":[]}}