{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:27:07Z","timestamp":1761647227608,"version":"3.28.0"},"reference-count":58,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2002.1041802","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T19:36:53Z","timestamp":1056569813000},"page":"519-528","source":"Crossref","is-referenced-by-count":213,"title":["A set of benchmarks for modular testing of SOCs"],"prefix":"10.1109","author":[{"given":"E.J.","family":"Marinissen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Iyengar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"35","doi-asserted-by":"publisher","DOI":"10.1145\/371254.371258"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337531"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743185"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843836"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743187"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1004585"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990282"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/43.875306"},{"key":"42","article-title":"The role of test protocols in automated test generation for embedded-core-based system ICs","volume":"18","author":"marinissen","year":"2002","journal-title":"Journal of Electronic Testing Theory and Applications"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.1999.804248"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766700"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114058"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/54.632881"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1993.246536"},{"key":"25","doi-asserted-by":"crossref","first-page":"542","DOI":"10.1145\/277044.277190","article-title":"A fast and low cost testing technique for core-based system-on-chip","author":"ghosh","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902696"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990280"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805772"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343720"},{"year":"0","author":"marinessen","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743146"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/35.769283"},{"year":"0","key":"7"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915016"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"year":"0","key":"5"},{"key":"32","first-page":"892","article-title":"HD2BIST: A hierarchical framework for BIST scheduling, data patterns delivering and diagnosis in SoCs","author":"benso","year":"2000","journal-title":"Proceedings IEEE International Test Conference (ITC)"},{"key":"4","first-page":"695","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target simulator in FORTRAN","author":"brglez","year":"1985","journal-title":"Proceedings International Symposium on Circuits and Systems (ISCAS)"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805837"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805857"},{"key":"8","article-title":"Characteristics of the ITC'99 benchmark circuits","author":"davidson","year":"0","journal-title":"IEEE International Test Synthesis Workshop (ITSW) Santa Barbara CA March 1999"},{"key":"58","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012712"},{"key":"57","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011146"},{"key":"56","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998318"},{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805786"},{"key":"55","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994970"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/2.769444"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743166"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894273"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894302"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011147"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743167"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894197"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966728"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014916913577"},{"key":"20","article-title":"Test access methodology for system-on-chip testing","author":"chakraborty","year":"2000","journal-title":"Digest of Papers of IEEE International Workshop on Testing Embedded Core-Based Systems (TECS)"},{"key":"49","first-page":"105","article-title":"Sessionless test scheme: Power-constrained test scheduling for system-on-a-chip","author":"flottes","year":"2001","journal-title":"Proc IFIP Int Conf Very Large Scale Integration (VLSI-SoC 2007)"},{"key":"48","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990292"},{"key":"45","doi-asserted-by":"publisher","DOI":"10.1109\/92.585217"},{"key":"44","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"47","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922032"},{"key":"46","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894299"},{"year":"0","key":"10"},{"key":"51","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915014"},{"key":"52","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894301"},{"key":"53","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990293"},{"key":"54","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994971"},{"key":"50","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923464"}],"event":{"name":"2002 International Test Conference","acronym":"TEST-02","location":"Baltimore, MD, USA"},"container-title":["Proceedings. International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8073\/22329\/01041802.pdf?arnumber=1041802","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:43:41Z","timestamp":1497552221000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1041802\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":58,"URL":"https:\/\/doi.org\/10.1109\/test.2002.1041802","relation":{},"subject":[]}}