{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:30:18Z","timestamp":1742394618339},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2002.1041819","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T19:36:53Z","timestamp":1056569813000},"page":"673-682","source":"Crossref","is-referenced-by-count":48,"title":["Screening minVDD outliers using feed-forward voltage testing"],"prefix":"10.1109","author":[{"given":"R.","family":"Madge","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.H.","family":"Goh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Rajagopalan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Macchietto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Daasch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Schuermyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Taylor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Turner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","article-title":"Statistical post processing at watersort","author":"rehani","year":"0","journal-title":"VTS 2002"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556983"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1998.741606"},{"key":"3","article-title":"Improving delta-IDDQ-based test methods","author":"thibeault","year":"0","journal-title":"Proceedings ITC October 2000"},{"key":"2","article-title":"Variance reduction using wafer patterns in IDDQ data","author":"daasch","year":"0","journal-title":"ITC October 2000"},{"key":"1","article-title":"Current signatures","author":"gattiker","year":"0","journal-title":"Proceedings VLSI Test Symposium April 1996"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966731"},{"article-title":"Neighbor selection for variance reduction in IDDQ and other parametric data","year":"0","author":"daasch","key":"7"},{"key":"6","first-page":"444","article-title":"Clustering based evaluation of IDDQ measurements","author":"jandhyala","year":"0","journal-title":"VTS 2000"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843876"},{"key":"4","first-page":"1","article-title":"Microprocessor reliability performance as a function of die location for a 0.25u, five layer metal CMOS logic process","author":"riordan","year":"1999","journal-title":"IRPS"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894237"},{"journal-title":"International Test Conference 2001","year":"0","author":"madge","key":"8"}],"event":{"name":"2002 International Test Conference","acronym":"TEST-02","location":"Baltimore, MD, USA"},"container-title":["Proceedings. International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8073\/22329\/01041819.pdf?arnumber=1041819","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:30:37Z","timestamp":1489426237000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1041819\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/test.2002.1041819","relation":{},"subject":[]}}