{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:25:24Z","timestamp":1749205524893},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2002.1041825","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T19:36:53Z","timestamp":1056569813000},"page":"726-735","source":"Crossref","is-referenced-by-count":29,"title":["A scalable, low cost design-for-test architecture for UltraSPARC\/spl trade\/ chip multi-processors"],"prefix":"10.1109","author":[{"given":"I.","family":"Parulkar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Ziaja","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Pendurkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"D'Souza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Majumdar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743167"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/35.769283"},{"key":"ref10","first-page":"628","article-title":"Considerations for Implementing IEEE1149.1 on System-on-a-Chip Integrated Circuits","author":"oakland","year":"2000","journal-title":"International Test Conf"},{"article-title":"The SPARC Architecture Manual, Version 9","year":"1994","author":"weaver","key":"ref6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894265"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743166"},{"article-title":"Reuse Methodology Manual for System-on-a-Chip Design","year":"1999","author":"keating","key":"ref12"},{"key":"ref8","first-page":"141","article-title":"Test and On-line Debug Capabilities of IEEE 1149.1 in UltraSPARC™- III Microprocessor","author":"golshan","year":"2000","journal-title":"International Test Conf"},{"key":"ref7","first-page":"157","article-title":"Testability, Debuggability, and Manufacturability of UltraSPARC™-I Microprocessor","author":"levitt","year":"1995","journal-title":"International Test Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743146"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639596"},{"key":"ref1","article-title":"lst-Generation MAJC Dual Microprocessor","author":"kowalczyk","year":"2001","journal-title":"ISSCC Digest of Technical Papers"}],"event":{"name":"2002 International Test Conference","acronym":"TEST-02","location":"Baltimore, MD, USA"},"container-title":["Proceedings. International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8073\/22329\/01041825.pdf?arnumber=1041825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:27:45Z","timestamp":1489426065000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1041825\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/test.2002.1041825","relation":{},"subject":[]}}