{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:27:54Z","timestamp":1725460074885},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2002.1041829","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T23:36:53Z","timestamp":1056584213000},"page":"763-772","source":"Crossref","is-referenced-by-count":0,"title":["Improved digital I\/O ports enhance testability of interconnections"],"prefix":"10.1109","author":[{"given":"A.","family":"Kristof","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"AMS 0 8 Micron Double-Metal CMOS Standard Cells 5 0V Databook","year":"0","key":"17"},{"journal-title":"Austria Microsystems CMOS Technology Selection Guide","year":"0","key":"18"},{"key":"15","article-title":"CMOS output ports with on-line overload detection for synchronous digital ICs","author":"kristof","year":"0","journal-title":"Proceedings of DDECS'2000 Workshop Slovakia 2000"},{"key":"16","first-page":"101","article-title":"ICs' output cells modification for interconnections testing purpose","author":"garbolino","year":"1996","journal-title":"Proceedings of International Conference on Programmable Devices and Systems"},{"key":"13","first-page":"420","article-title":"Interconnections fault models of commercially available digital electronic components","author":"kristof","year":"2002","journal-title":"Proc of IEEE Design and Diagnostics of Electronic Circuits and Systems - IEEE DDECS'2002"},{"article-title":"Hardware methods of increasing the efficiency and reliability of testing connections between the circuits of digital devices and systems","year":"2001","author":"kristof","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207790"},{"year":"1999","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223950"},{"year":"2000","key":"2","article-title":"IEEE standard for mixed-signal test bus"},{"year":"1990","key":"1","article-title":"Standard test access port and boundary-scan architecture"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82278"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/43.159992"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519499"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82279"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809248"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/92.407000"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1993.246596"}],"event":{"name":"2002 International Test Conference","acronym":"TEST-02","location":"Baltimore, MD, USA"},"container-title":["Proceedings. International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8073\/22329\/01041829.pdf?arnumber=1041829","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:43:04Z","timestamp":1489441384000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1041829\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/test.2002.1041829","relation":{},"subject":[]}}