{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:27:24Z","timestamp":1747805244951},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2002.1041846","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T23:36:53Z","timestamp":1056584213000},"page":"913-922","source":"Crossref","is-referenced-by-count":5,"title":["High current DPS architecture for sort test challenge"],"prefix":"10.1109","author":[{"given":"J.-P.","family":"Mallet","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"Test path simulation and characterization","author":"helmrich","year":"0","journal-title":"ITCOM 2001"},{"journal-title":"International Technology Roadmap for Semi-Conductors Test and Test Equipment Chapter","year":"2000","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894314"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639659"}],"event":{"name":"2002 International Test Conference","acronym":"TEST-02","location":"Baltimore, MD, USA"},"container-title":["Proceedings. International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8073\/22329\/01041846.pdf?arnumber=1041846","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:30:57Z","timestamp":1489440657000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1041846\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/test.2002.1041846","relation":{},"subject":[]}}