{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T21:00:17Z","timestamp":1725397217469},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2002.1041866","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T23:36:53Z","timestamp":1056584213000},"page":"1093-1102","source":"Crossref","is-referenced-by-count":0,"title":["Signal integrity loss in SoC's interconnects: a diagnosis approach using embedded microprocessor"],"prefix":"10.1109","author":[{"given":"M.H.","family":"Tehranipour","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Nourani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"169","article-title":"High-Level Crosstalk Defect Simulation for System-on-Chip Interconnects","author":"bai","year":"2001","journal-title":"Proc VLSI Test Symp (VTS 01)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379068"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966646"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378493"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.599435"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639596"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894301"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805773"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"586","DOI":"10.1109\/DAC.1999.781382","article-title":"Microprocessor-Based Testing for Core-Based System on Chip","author":"papachristou","year":"1999","journal-title":"Proc Design Automation Conf (DAC'99)"},{"key":"ref19","first-page":"317","article-title":"Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores","author":"li","year":"2001","journal-title":"Proc Design Automation Conf (DAC'01)"},{"journal-title":"Databook of Intel MCS-51 Microcontroller","article-title":"MCS-51 8-bit microcontroller","year":"1994","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/33.214869"},{"journal-title":"Synopsys Design Analyzer","article-title":"User Manual for SYNOPSYS Toolset version 2000.06–1","year":"2001","key":"ref27"},{"article-title":"Interconnect Analysis and Synthesis","year":"2000","author":"cheng","key":"ref3"},{"key":"ref6","first-page":"641","article-title":"Test Generation in VLSI Circuits for Crosstalk Noise","author":"chen","year":"1998","journal-title":"Proc Int l Test Conf (ITC-98)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/16.817578"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810665"},{"key":"ref7","first-page":"34","article-title":"Automatic Test Pattern Generation for Crosstalk Glitches in Digital Circuits","author":"lee","year":"1998","journal-title":"Proc VLSI Test Symposium (VTS'98)"},{"key":"ref2","first-page":"211","article-title":"Analysis, Reduction and Performance of Crosstalk on VLSI Chips","author":"stohr","year":"1998","journal-title":"Proc Int Symp on Physicol Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337597"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1145\/277044.277062","article-title":"Design methodologies for noise in digital integrated circuits","author":"shepard","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011162"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743181"},{"article-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"ref21"},{"article-title":"Analysis and Design of Analog Integrated Circuits","year":"1993","author":"gray","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808423"},{"year":"0","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2002.997249"}],"event":{"name":"2002 International Test Conference","acronym":"TEST-02","location":"Baltimore, MD, USA"},"container-title":["Proceedings. International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8073\/22329\/01041866.pdf?arnumber=1041866","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,24]],"date-time":"2020-03-24T01:29:54Z","timestamp":1585013394000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1041866\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/test.2002.1041866","relation":{},"subject":[]}}