{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T02:44:11Z","timestamp":1748745851744},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2002.1041869","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T19:36:53Z","timestamp":1056569813000},"page":"1120-1129","source":"Crossref","is-referenced-by-count":97,"title":["Scan-based transition fault testing - implementation and low cost test challenges"],"prefix":"10.1109","author":[{"given":"J.","family":"Saxena","sequence":"first","affiliation":[]},{"given":"K.M.","family":"Butler","sequence":"additional","affiliation":[]},{"given":"J.","family":"Gatt","sequence":"additional","affiliation":[]},{"given":"R.","family":"Raghuraman","sequence":"additional","affiliation":[]},{"given":"S.P.","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"S.","family":"Basu","sequence":"additional","affiliation":[]},{"given":"D.J.","family":"Campbell","sequence":"additional","affiliation":[]},{"given":"J.","family":"Berech","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"200","article-title":"Self-testing of multichip logic modules","author":"bardell","year":"0","journal-title":"Proc 1982 IEEE Int Test Conf Nov 1982"},{"year":"2001","author":"williams","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805650"},{"key":"15","first-page":"342","article-title":"Model for delay faults based upon path","author":"smith","year":"0","journal-title":"Proc 1985 IEEE Int Test Conf Nov 1985"},{"key":"16","first-page":"542","article-title":"Transition fault simulation by parallel pattern single fault propagation","author":"waicukauski","year":"0","journal-title":"Proc 1986 IEEE Int Test Conf Sept 1986"},{"key":"13","first-page":"1121","article-title":"Position statement: DFT focused testers","author":"crouch","year":"0","journal-title":"Proc 2000 IEEE Int Test Conf Oct 2000"},{"key":"14","first-page":"1122","article-title":"Enough test with DFT-focused chip testers","author":"muhmenthaler","year":"0","journal-title":"Proc 2000 IEEE Int Test Conf Oct 2000"},{"key":"11","first-page":"1119","article-title":"DFT-focused chip testers: What can they really do?","author":"robinson","year":"0","journal-title":"Proc 2000 IEEE Int Test Conf Oct 2000"},{"key":"12","first-page":"1120","article-title":"DFT-focused chip testers - What can they do?","author":"comen","year":"0","journal-title":"Proc 2000 IEEE Int Test Conf Oct 2000"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894265"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639727"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805768"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600334"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556969"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966677"},{"key":"7","first-page":"167","article-title":"Test generation for delay faults using stuck-at-fault test set","author":"liaw","year":"0","journal-title":"Proc 1980 IEEE Test Conf Nov 1980"},{"key":"6","first-page":"443","article-title":"Scan vs. Functional testing - A comparative effectiveness study on motorola's MMC2107TM","author":"tumin","year":"0","journal-title":"Proc 2001 IEEE Int Test Conf Oct -Nov 2001"},{"key":"5","first-page":"358","article-title":"Multiple-output propagation transition fault test","author":"tseng","year":"0","journal-title":"Proc 2001 IEEE Int Test Conf Oct-Nov 2001"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894231"},{"key":"9","first-page":"3","article-title":"Novel techniques for achieving high at-speed transition fault test coverage for motorola's microprocessors based on PowerPCTM instruction set architecture","author":"tendolkar","year":"0","journal-title":"Proc 2002 IEEE VLSI Test Symp Apr -May 2002"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894202"}],"event":{"name":"2002 International Test Conference","acronym":"TEST-02","location":"Baltimore, MD, USA"},"container-title":["Proceedings. International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8073\/22329\/01041869.pdf?arnumber=1041869","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:24:38Z","timestamp":1489425878000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1041869\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/test.2002.1041869","relation":{},"subject":[]}}