{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:12:07Z","timestamp":1725459127816},"reference-count":3,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2002.1041898","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T19:36:53Z","timestamp":1056569813000},"page":"1191","source":"Crossref","is-referenced-by-count":3,"title":["Inevitable use of TAP domains in SOCs"],"prefix":"10.1109","author":[{"given":"L.","family":"Whetsel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011145"},{"key":"2","article-title":"Chapter 18 of the test access port and boundary scan architecture","author":"maunder","year":"0","journal-title":"1990 IEEE Computer Society Press Order # 2070"},{"journal-title":"1997 IEEE International Test Conference","article-title":"An IEEE 1149.1 Based test access architecture for IC's with embedded cores","year":"0","key":"1"}],"event":{"name":"2002 International Test Conference","acronym":"TEST-02","location":"Baltimore, MD, USA"},"container-title":["Proceedings. International Test Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8073\/22329\/01041898.pdf?arnumber=1041898","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:22:54Z","timestamp":1489429374000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1041898\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/test.2002.1041898","relation":{},"subject":[]}}