{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:32:20Z","timestamp":1729639940695,"version":"3.28.0"},"reference-count":41,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2003.1270829","type":"proceedings-article","created":{"date-parts":[[2004,7,8]],"date-time":"2004-07-08T16:05:44Z","timestamp":1089302744000},"page":"95-104","source":"Crossref","is-referenced-by-count":13,"title":["Burn-in temperature projections for deep sub-micron technologies"],"prefix":"10.1109","volume":"1","author":[{"given":"O.","family":"Semenov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Vassighi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Sachdev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Keshavarzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.F.","family":"Hawkins","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"88","article-title":"Thermal components models for electro-thermal network simulation","author":"blackburn","year":"1993","journal-title":"Proc 9th IEEE Semi-Therm Symp"},{"doi-asserted-by":"publisher","key":"35","DOI":"10.1016\/S0026-2714(99)00158-4"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1016\/S0038-1101(00)00120-9"},{"key":"36","doi-asserted-by":"crossref","first-page":"325","DOI":"10.1109\/CMPCON.1997.584744","article-title":"Thermal management system for high performance PowerPC microprocessors","author":"sanchez","year":"1997","journal-title":"Proc of IEEE Compcon"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/16.974706"},{"doi-asserted-by":"publisher","key":"33","DOI":"10.1109\/TEST.1998.743152"},{"key":"15","first-page":"1","article-title":"Thermal challenges during microprocessor testing","volume":"q3","author":"tadayon","year":"2000","journal-title":"Intel Technol J"},{"doi-asserted-by":"publisher","key":"34","DOI":"10.1109\/ITHERM.2000.866805"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/T-ED.1970.17035"},{"key":"39","article-title":"Impact of power dissipation on burn-in test environment for sub-micron technologies","author":"vassighi","year":"2001","journal-title":"Proc IEEE Int Workshop Yield Optimization and Test"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/24.126662"},{"key":"14","first-page":"1","article-title":"Thermal performance challenges from silicon to systems","volume":"q3","author":"viswanath","year":"2000","journal-title":"Intel Tech Journal"},{"year":"0","key":"37"},{"key":"11","first-page":"20","article-title":"Time to breakdown and voltage to breakdown modeling for ultra-thin oxides (Tox<32 A?)","author":"monsieur","year":"2001","journal-title":"Proc IEEE Int Reliability Workshop (IRW)"},{"year":"0","key":"38"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/24.488908"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/43.503935"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1109\/5.371968"},{"key":"41","article-title":"Is CMOS more reliable with scaling?","author":"mak","year":"2002","journal-title":"Proc IEEE Int On-Line Testing Workshop"},{"doi-asserted-by":"publisher","key":"40","DOI":"10.1109\/6104.895074"},{"year":"0","journal-title":"International Technology Roadmap for Semiconductors (ITRS)","key":"22"},{"key":"23","first-page":"42","article-title":"Transistor element for 30 nm physical gate lengths and beyond","volume":"6","author":"doyle","year":"2002","journal-title":"Intel Tech Journal"},{"key":"24","first-page":"237","article-title":"High-performance 50 nm CMOS devices for microprocessors and embedded processor core applications","author":"huang","year":"2001","journal-title":"IEDM"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1109\/IEDM.2001.979557"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1147\/rd.462.0235"},{"doi-asserted-by":"publisher","key":"27","DOI":"10.1109\/6.625244"},{"doi-asserted-by":"publisher","key":"28","DOI":"10.1109\/ECTC.1996.517455"},{"year":"0","key":"29"},{"key":"3","first-page":"1","article-title":"MOS scaling: Transistor challenges for the 21st century","volume":"q3","author":"thompson","year":"1998","journal-title":"Intel Tech Journal"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/ASPDAC.2002.994875"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/RELPHY.2000.843884"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/40.782564"},{"doi-asserted-by":"publisher","key":"30","DOI":"10.1109\/VLSIT.2002.1015389"},{"key":"7","first-page":"580","article-title":"A chip-level electrothermal simulator for temperature profile estimation of CMOS VLSI chips","author":"cheng","year":"1996","journal-title":"International Symposium on Circuits and Systems"},{"key":"6","first-page":"1","article-title":"Managing the impact of increasing microprocessor power consumption","volume":"q1","author":"gunter","year":"2001","journal-title":"Intel Tech Journal"},{"key":"32","article-title":"ITRS-2001 design ITWG","author":"kahng","year":"0","journal-title":"Proc ITRS Release Conf"},{"key":"5","first-page":"1181","article-title":"Novel thermal validation metrology based on non-uniform power distribution for Pentium III Xeon cartridge processor design with integrated level two cache","author":"goh","year":"2001","journal-title":"40th Conference Proceedings on Electronic Components and Technology"},{"key":"31","first-page":"577","article-title":"Leakage reduction in digital CMOS circuits","author":"borkar","year":"2002","journal-title":"IEEE J Solid-State Circuits Conf"},{"key":"4","first-page":"2851","article-title":"1 GHz microprocessor integration with high performance transistor and low RC delay","author":"ann","year":"1999","journal-title":"Proc of IEDM"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/4.641684"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/43.644613"}],"event":{"name":"International Test Conference, 2003. ITC 2003.","location":"Washington, DC, USA"},"container-title":["International Test Conference, 2003. Proceedings. ITC 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8970\/28457\/01270829.pdf?arnumber=1270829","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:40:32Z","timestamp":1497588032000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270829\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/test.2003.1270829","relation":{},"subject":[]}}