{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T07:13:20Z","timestamp":1722928400188},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2003.1270832","type":"proceedings-article","created":{"date-parts":[[2004,7,8]],"date-time":"2004-07-08T20:05:44Z","timestamp":1089317144000},"page":"122-130","source":"Crossref","is-referenced-by-count":7,"title":["Path delay test generation for domino logic circuits in the presence of crosstalk"],"prefix":"10.1109","volume":"1","author":[{"given":"R.","family":"Kundu","sequence":"first","affiliation":[]},{"given":"R.D.S.","family":"Blanton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/43.251155"},{"key":"15","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1145\/313817.313864","article-title":"Mixed-swing quadrail for low power dual-rail domino logic","author":"ramasubramanian","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"16","doi-asserted-by":"crossref","first-page":"678","DOI":"10.1145\/74382.74502","article-title":"an efficient finite element method for submicron ic capacitance extraction","author":"van der meijs","year":"1989","journal-title":"26th ACM\/IEEE Design Automation Conference"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855311"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156231"},{"key":"11","first-page":"628","article-title":"Timing Analysis of Dynamic Logic Circuits","author":"cheng","year":"2000","journal-title":"International Test Conference"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966653"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337415"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855281"},{"key":"1","first-page":"379","article-title":"Timed Test Generation for Crosstalk Switch Failures in Domino CMOS Circuits","author":"kundu","year":"2002","journal-title":"VLSI Test Symposium"},{"key":"10","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1109\/ICCAD.1996.569418","article-title":"Timing Verification of Sequential Domino Circuits","author":"van campenhout","year":"1996","journal-title":"International Conference on Computer-Aided Design"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041780"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379055"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.1999.819235"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878276"},{"key":"9","doi-asserted-by":"crossref","first-page":"548","DOI":"10.1109\/TEST.2001.966673","article-title":"Crosstalk Test Generation on Pseudo Industrial Circuits: A Case Study","author":"chen","year":"2001","journal-title":"International Test Conference"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805630"}],"event":{"name":"International Test Conference, 2003. ITC 2003.","location":"Washington, DC, USA"},"container-title":["International Test Conference, 2003. Proceedings. ITC 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8970\/28457\/01270832.pdf?arnumber=1270832","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T08:40:32Z","timestamp":1497602432000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270832\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/test.2003.1270832","relation":{},"subject":[]}}