{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T05:38:00Z","timestamp":1744263480393},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2003.1270876","type":"proceedings-article","created":{"date-parts":[[2004,7,8]],"date-time":"2004-07-08T16:05:44Z","timestamp":1089302744000},"page":"503-511","source":"Crossref","is-referenced-by-count":3,"title":["Key impediments to dft-focused test and how to overcome them"],"prefix":"10.1109","volume":"1","author":[{"given":"K.","family":"Posse","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Eide","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041773"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990304"},{"key":"10","first-page":"119","article-title":"An effective distributed BIST architecture for RAMs","author":"prinetto","year":"2000","journal-title":"Proc European Test Workshop"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998477"},{"key":"7","first-page":"321","article-title":"The Use of the IEEE 1149.1 Boundary-Scan Standard in Design-for-Test (DFT) Based IC Testing","author":"posse","year":"2002","journal-title":"Proc Test Resource Partitioning Workshop"},{"journal-title":"Trip Reports of the DFT Interviews of Various Leaders in the SoC Industry","year":"2003","key":"6"},{"journal-title":"The EDA Report Sanitized Version","year":"1998","key":"5"},{"journal-title":"DFT Compiler SoCBIST Deterministic Logic BIST Technology Backgrounder","year":"0","key":"4"},{"key":"9","first-page":"708","article-title":"On programmable memory built-in self test architectures","author":"upadhyaya","year":"1999","journal-title":"Proc Design Automat Test Europe Conf"},{"journal-title":"CTL for Test Information of Digital ICs","year":"2003","author":"kapur","key":"8"},{"key":"11","first-page":"3","article-title":"At-speed testing of delay faults for Motorola's MPC7400, a PowerPC ? Microprocessor","author":"raina","year":"2000","journal-title":"Proc 2000 IEEE VLSI Test Symp"}],"event":{"name":"International Test Conference, 2003. ITC 2003.","location":"Washington, DC, USA"},"container-title":["International Test Conference, 2003. Proceedings. ITC 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8970\/28457\/01270876.pdf?arnumber=1270876","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:56:06Z","timestamp":1489442166000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270876\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/test.2003.1270876","relation":{},"subject":[]}}