{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T07:14:00Z","timestamp":1722928440830},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2003.1270881","type":"proceedings-article","created":{"date-parts":[[2004,7,8]],"date-time":"2004-07-08T20:05:44Z","timestamp":1089317144000},"page":"545-554","source":"Crossref","is-referenced-by-count":0,"title":["Test vector generation based on correlation model for ratio-I\/sub DDQ\/"],"prefix":"10.1109","volume":"1","author":[{"family":"Xiaoyun Sun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Kinney","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Vinnakota","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"92","article-title":"Neighbor selection for variance reduction in Iddq and other parametric data","author":"daasch","year":"2001","journal-title":"Proc ITC"},{"key":"ref11","first-page":"738","article-title":"Current Ratios: A Self Scaling Technique for Production IDDQ Testing","author":"maxwell","year":"1999","journal-title":"Proc ITC"},{"key":"ref12","first-page":"82","article-title":"Improved Wafer Level Spatial Analysis for Iddq Limit Setting","author":"sabade","year":"2001","journal-title":"Proc ITC"},{"key":"ref13","first-page":"381","article-title":"Neighbor Current Ra-tio(NCR): A New Metric for Iddq Data Analysis","author":"sabade","year":"2002","journal-title":"IEEE Intl Symp on Defect and Fault Tolerance in VLSI systems"},{"year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1982.1056489"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IDDQ.1997.633022"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.543707"},{"key":"ref6","first-page":"143","article-title":"On the Comparison of Delta Iddq and Iddq Testing","author":"thibeault","year":"1999","journal-title":"Proc VTS"},{"key":"ref5","first-page":"112","article-title":"Current Signatures","author":"gattiker","year":"1996","journal-title":"Proc VTS"},{"key":"ref8","first-page":"1051","article-title":"Multiple-Parameter CMOS IC Testing with Increased Sensitivity for Iddq","author":"keshavarzi","year":"2000","journal-title":"Proc ITC"},{"key":"ref7","first-page":"724","article-title":"IDDQ Testing in Deep Submicron Integrated Circuits","author":"miller","year":"1999","journal-title":"Proc ITC"},{"key":"ref2","first-page":"427","article-title":"Increased CMOS IC Stuck-At Fault Coverage with Reduced Iddq Test sets","author":"frizemeier","year":"1990","journal-title":"Proc ITC"},{"key":"ref1","first-page":"300","article-title":"Measurement of Quiescent Power Supply Current for CMOS ICs in Production Testing","author":"horning","year":"1987","journal-title":"Proc ITC"},{"key":"ref9","first-page":"189","article-title":"Variance Reduction Using Wafer Patterns in Iddq data","author":"daasch","year":"2000","journal-title":"Proc ITC"}],"event":{"name":"International Test Conference, 2003. ITC 2003.","location":"Washington, DC, USA"},"container-title":["International Test Conference, 2003. Proceedings. ITC 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8970\/28457\/01270881.pdf?arnumber=1270881","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T00:51:05Z","timestamp":1489452665000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270881\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/test.2003.1270881","relation":{},"subject":[]}}