{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:36:29Z","timestamp":1729625789274,"version":"3.28.0"},"reference-count":42,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2003.1270882","type":"proceedings-article","created":{"date-parts":[[2004,7,8]],"date-time":"2004-07-08T16:05:44Z","timestamp":1089302744000},"page":"555-564","source":"Crossref","is-referenced-by-count":2,"title":["Hysteresis of intrinsic I\/sub DDQ\/ currents"],"prefix":"10.1109","volume":"1","author":[{"given":"Y.","family":"Okuda","sequence":"first","affiliation":[]},{"given":"N.","family":"Furukawa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"443","article-title":"Reliability and Electrical Property of Gate Oxide Shorts in CMOS ICs","author":"hawkins","year":"1986","journal-title":"ITC"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(98)00153-X"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/23.510713"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/23.277495"},{"journal-title":"MOS (Metal Oxide Semiconductor) Pysics and Technology","year":"1982","author":"nicollian","key":"ref31"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"1743","DOI":"10.1109\/16.55763","article-title":"Study of Electronic Trap Distribution at the SiO2-Si Interface Utilizing the Low-frequency Noise Measurement","volume":"37","author":"wong","year":"1990","journal-title":"Trans Electron Dev"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82325"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/101.968914"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"1044","DOI":"10.1109\/MWSCAS.1993.343261","article-title":"Subthreshold current for submicron LDD MOS transistor","volume":"2","author":"chua","year":"1993","journal-title":"36th Midwest Symp on Circuits and Systems"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/54.808215"},{"key":"ref10","article-title":"Is IDDX testing past its prime?","author":"mccluskey","year":"2002","journal-title":"DBT"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556983"},{"key":"ref11","first-page":"106","article-title":"On Estimating Bounds of the Quiescent Current for IDDQ Testing","author":"ferre","year":"1996","journal-title":"VTS"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743278"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.766723"},{"key":"ref14","first-page":"19","article-title":"Full-chip Sub-threshold Leakage Power Prediction Model for sub-0.18 µm CMOS","author":"narenda","year":"2002","journal-title":"ISLPED"},{"key":"ref15","first-page":"64","article-title":"Modeling and Analysys of Leakage Power Considering Within-Die Process Variations","author":"srivastava","year":"2002","journal-title":"ISLPED"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011155"},{"key":"ref17","first-page":"259","article-title":"High Resolution IDDQ Characterization and Testing - Practical Issues","author":"righter","year":"1996","journal-title":"ITC"},{"key":"ref18","article-title":"Current Monitoring (IDDQ testing) for Efficient Detection of CMOS IC Defects and Faults","volume":"11","author":"soden","year":"1996","journal-title":"ITC15 Tutorial"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557138"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.278345"},{"key":"ref4","first-page":"724","article-title":"IDDQ Testing in Deep-Submicron Integrated Circuits","author":"miller","year":"1999","journal-title":"ITC"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.18621"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743150"},{"key":"ref6","first-page":"738","article-title":"Current Ratios: A Self-Scaling Technique for Production IDDQ Testing","author":"maxwell","year":"1999","journal-title":"ITC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1990.111079"},{"key":"ref5","first-page":"143","article-title":"On the Comparison of ?IDOQ and IDDQ Testing","author":"thibeault","year":"1999","journal-title":"VTS"},{"key":"ref8","first-page":"92","article-title":"Neighbor Selection for Variance Reduction in IDDQ and Other Parametric data","author":"daasch","year":"2001","journal-title":"ITC"},{"key":"ref7","first-page":"199","article-title":"DECOUPLE: Defect Current Detection in Deep Submicron IDDQ","author":"okuda","year":"2000","journal-title":"ITC"},{"key":"ref2","first-page":"112","article-title":"Current Signatures","author":"gattiker","year":"1996","journal-title":"VTS"},{"key":"ref9","first-page":"101","article-title":"The Future of Delta IDDQ Testing","author":"kruseman","year":"2001","journal-title":"ITC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1999.808198"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639607"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894237"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052773"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1147\/rd.391.0245"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"744","DOI":"10.1109\/16.47781","article-title":"Interface State Creation and Charge Trapping in the Medium-to-High Gate Voltage Range During Hot-Carrier Stressing of N-MOS Transistor","volume":"37","author":"doyle","year":"1990","journal-title":"Trans Electron Dev"},{"key":"ref41","first-page":"20","article-title":"Silicon-Based Ultrathin Dielectrics","author":"thakur","year":"1999","journal-title":"Interface"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1063\/1.340153"},{"key":"ref26","first-page":"115","article-title":"A Novel Analysis Method of Threshold Voltage Shift due to Detrap in a Multi-level Flash Memory","author":"ichi yamada","year":"2001","journal-title":"Sym on VLSI Tech"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1999.799346"}],"event":{"name":"International Test Conference, 2003. ITC 2003.","location":"Washington, DC, USA"},"container-title":["International Test Conference, 2003. Proceedings. ITC 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8970\/28457\/01270882.pdf?arnumber=1270882","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:40:32Z","timestamp":1497588032000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270882\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/test.2003.1270882","relation":{},"subject":[]}}