{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:36:12Z","timestamp":1761662172343},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2003.1270902","type":"proceedings-article","created":{"date-parts":[[2004,7,8]],"date-time":"2004-07-08T20:05:44Z","timestamp":1089317144000},"page":"727-736","source":"Crossref","is-referenced-by-count":86,"title":["X-tolerant compression and application of scan-atpg patterns in a bist architecture"],"prefix":"10.1109","volume":"1","author":[{"given":"P.","family":"Wohl","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.A.","family":"Waicukauski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Patel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.B.","family":"Amin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-349-03521-2","author":"bondy","year":"1976","journal-title":"Graph Theory with Applications"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012630"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197639"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012631"},{"key":"12","article-title":"LFSR-Coded Test Patterns for Scan Designs","author":"ko?nemann","year":"1991","journal-title":"Euro Test Conf"},{"journal-title":"Structured Logic Testing","year":"1991","author":"eichelberger","key":"3"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"2"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"1999","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041773"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805650"},{"key":"6","first-page":"200","article-title":"Self-Testing of Multichip Logic Modules","author":"bardell","year":"1982","journal-title":"International Test Conf"},{"journal-title":"Built-In Test for VLSI Pseudorandom Techniques","year":"1987","author":"bardell","key":"5"},{"key":"4","first-page":"159","article-title":"Testing a Microprocessor Product Using a Signature Analysis","author":"nadig","year":"1978","journal-title":"International Test Conf"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966696"},{"key":"8","first-page":"566","article-title":"Efficient Compression and Application of Deterministic Patterns in a Logic BIST Architecture","author":"wohl","year":"2003","journal-title":"Design Automation Conference"}],"event":{"name":"International Test Conference, 2003. ITC 2003.","location":"Washington, DC, USA"},"container-title":["International Test Conference, 2003. Proceedings. ITC 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8970\/28457\/01270902.pdf?arnumber=1270902","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T08:40:32Z","timestamp":1497602432000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270902\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/test.2003.1270902","relation":{},"subject":[]}}