{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T07:14:46Z","timestamp":1722928486025},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2003.1271099","type":"proceedings-article","created":{"date-parts":[[2004,7,8]],"date-time":"2004-07-08T16:05:44Z","timestamp":1089302744000},"page":"1105-1114","source":"Crossref","is-referenced-by-count":0,"title":["DFFT design for functional testability"],"prefix":"10.1109","volume":"1","author":[{"given":"H.","family":"Konuk","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Mao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998361"},{"year":"2001","key":"ref11","article-title":"HyperTransport™ Technology I\/O Link: A High Bandwidth I\/O Architecture"},{"article-title":"Phase-Locked Loops: Design, Simulation, and Applications","year":"1999","author":"best","key":"ref12"},{"journal-title":"Agilent 93000 SOC Series P-models Technical Specifications","year":"2001","key":"ref13"},{"journal-title":"Technical Specifications J973 VLSI Test System","year":"1994","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/54.53042"},{"key":"ref16","article-title":"An ASIC Foundry View of Design and Test","author":"oakland","year":"1991","journal-title":"International Test Conference"},{"key":"ref4","first-page":"369","article-title":"Software-Based Self-Testing Methodology for Processor Cores","author":"li","year":"2001","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639628"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996752"},{"key":"ref5","article-title":"Test Generation for Gigahertz Processors Using an Automatic Functional Constraint Extractor","author":"tupuri","year":"1999","journal-title":"Design Automation Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.599435"},{"key":"ref7","article-title":"Native Mode Functional Test Generation for Processors with Applications to Self-Test and Design Validation","author":"shen","year":"1998","journal-title":"International Test Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/54.199804"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894231"},{"key":"ref9","article-title":"Micro-processor Based Testing for Core-Based System on Chip","author":"papachristou","year":"1999","journal-title":"Design Automation Conference"}],"event":{"name":"International Test Conference, 2003. ITC 2003.","location":"Washington, DC, USA"},"container-title":["International Test Conference, 2003. Proceedings. ITC 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8970\/28457\/01271099.pdf?arnumber=1271099","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:56:54Z","timestamp":1489442214000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1271099\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/test.2003.1271099","relation":{},"subject":[]}}