{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:49:19Z","timestamp":1729669759302,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2003.1271112","type":"proceedings-article","created":{"date-parts":[[2004,7,8]],"date-time":"2004-07-08T16:05:44Z","timestamp":1089302744000},"page":"1229-1238","source":"Crossref","is-referenced-by-count":6,"title":["II-DFT: a hybrid dft architecture for low-cost high quality structural testing"],"prefix":"10.1109","volume":"1","author":[{"given":"D.M.","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Mitra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kee Sup Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Sabbavarapu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Jaber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Johnson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"March","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Parrish","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041774"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.823341"},{"article-title":"Stimulus Generation","year":"2002","author":"mitra","key":"ref12"},{"journal-title":"Built-In Testing for VLSI Pseudorandom Techniques Wiley Interscience","year":"1987","author":"bardell","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966696"},{"key":"ref15","first-page":"115","article-title":"Reducing Test Data Volume using Externai\/LBIST Hybrid Test Patterns","author":"das","year":"2000","journal-title":"Proc Intl Test Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011118"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990304"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041773"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270904"},{"key":"ref4","article-title":"HVM Design 'for Test Strategy","author":"wu","year":"2002","journal-title":"Invited paper of SCI"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470660"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.332.0149"},{"key":"ref5","article-title":"High Volume Manufacturing Design for Test Strategies","volume":"2","author":"wu","year":"1999","journal-title":"Intel Assembly and Test Technology Journal"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"586","DOI":"10.1109\/TEST.2001.966677","article-title":"99% AC Test Coverage using only LBIST on the 1 GHz IBM S\/390","author":"kusko","year":"2001","journal-title":"Proc Intl Test Conf"},{"article-title":"Methods for Application of Weighted Random Patterns to Partial Scan Designs","year":"1999","author":"wu","key":"ref7"},{"journal-title":"Structured Logic Testing Prentice Hall","year":"1991","author":"eichelberger","key":"ref2"},{"key":"ref1","first-page":"462","article-title":"A Logic Design Structure for LSI Testability","author":"eichelberger","year":"1977","journal-title":"Proc Design Automation Conf"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"260","DOI":"10.1109\/FTCS.1999.781060","article-title":"Reducing Test Application Time for Full Scan Embedded Cores","author":"harnzaoglu","year":"1999","journal-title":"Proc Intl Symp Fault-tolerant Computing"},{"key":"ref20","article-title":"An Incremental Algorithm for Test Generation in Illinois Scan Architecture Based Designs","author":"andeyy","year":"0","journal-title":"Center for Reliable & High-Performance Computing University of Illinois Urbana IL 61801"}],"event":{"name":"International Test Conference, 2003. ITC 2003.","location":"Washington, DC, USA"},"container-title":["International Test Conference, 2003. Proceedings. ITC 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8970\/28457\/01271112.pdf?arnumber=1271112","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,2]],"date-time":"2020-04-02T13:51:47Z","timestamp":1585835507000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1271112\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/test.2003.1271112","relation":{},"subject":[]}}