{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:48:32Z","timestamp":1742384912081,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1386937","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T15:07:39Z","timestamp":1111417659000},"page":"57-66","source":"Crossref","is-referenced-by-count":1,"title":["Logic BIST with scan chain segmentation"],"prefix":"10.1109","author":[{"family":"Liyang Lai","sequence":"first","affiliation":[]},{"given":"J.H.","family":"Patel","sequence":"additional","affiliation":[]},{"given":"T.","family":"Rinderknecht","sequence":"additional","affiliation":[]},{"family":"Wu-Tung Cheng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.332.0149"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82307"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114081"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1050","DOI":"10.1109\/43.238041","article-title":"3-weight pseudo-random test generation based on a deterministic test set for combinational and sequential circuits","volume":"12","author":"pomeranz","year":"1993","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1993.386472"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966677"},{"key":"ref16","first-page":"1103","article-title":"Pseudo Random Patterns Using Markov Sourses for Scan BIST","author":"basturkmen","year":"2001","journal-title":"Proc of Int'l Test Conf"},{"key":"ref17","first-page":"473","article-title":"Cube-Contained Random Patterns and their Application to the Complete Testing of Synthesized MUlti-Level Circuits","author":"pateras","year":"1991","journal-title":"Proc of Int'l Test Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.364534"},{"key":"ref19","first-page":"237","article-title":"LFSR-Coded Test Patterns for Scan Designs","author":"koenemann","year":"1991","journal-title":"Proc of Euro Test Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670910"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176793"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743303"},{"key":"ref3","first-page":"274","article-title":"Random Pattern Testability by Fast Fault Simulation","author":"briers","year":"1986","journal-title":"Proc of Int'l Test Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557122"},{"key":"ref29","first-page":"20","article-title":"Fault Simulation for Structured VLSI","volume":"6","author":"waicukauski","year":"1985","journal-title":"VLSI Systems Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.298041"},{"key":"ref8","first-page":"258","article-title":"Self Test Using Unequiprobable Random Patterns","author":"wunderlich","year":"1987","journal-title":"Proc of Int Symp on Fault-Tolerant Computing"},{"key":"ref7","first-page":"675","article-title":"The Weighted Random Test Pattern Generation","volume":"c 24","author":"schnurmann","year":"1974","journal-title":"IEEE Trans Comp"},{"article-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207808"},{"article-title":"Built-in Test for VLSI: Pseudorandom Techniques","year":"1987","author":"bardell","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512669"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556959"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512668"},{"key":"ref24","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1677-0","article-title":"Simulated Annealing for VLSI Design","author":"wong","year":"1988"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/43.863645"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref25","article-title":"A Neutral Netlist of 10 Combinational Benchmark Designs and A Special Translator in Fortran","author":"brglez","year":"1985","journal-title":"Proc Intl Symp on Circuits and Systems"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01386937.pdf?arnumber=1386937","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T13:34:12Z","timestamp":1497620052000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1386937\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1386937","relation":{},"subject":[]}}