{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:13:26Z","timestamp":1729674806224,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1386942","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T20:07:39Z","timestamp":1111435659000},"page":"105-113","source":"Crossref","is-referenced-by-count":1,"title":["A design for test technique for parametric analysis of SRAM: on-die low yield analysis"],"prefix":"10.1109","author":[{"given":"B.M.","family":"Mauck","sequence":"first","affiliation":[]},{"given":"V.","family":"Ravichandran","sequence":"additional","affiliation":[]},{"given":"U.A.","family":"Mughal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Intel Design and Test Technology Conference 2001","article-title":"Design of Cache LYA Access Under High Leakage Process","year":"0","key":"ref4"},{"key":"ref3","first-page":"363","article-title":"Improved SRAM 6T Cell Failure Analysis using MCSpice Bit Cell Defect Modeling","year":"2003","journal-title":"International Symposium for Testing and Failure Analysis"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1049\/ip-cds:20010441","article-title":"low voltage, low power, high performance current mirror for portable analogue and mixed mode applications","volume":"148","author":"rajput","year":"2001","journal-title":"Circuits Devices and Systems IEE Proceedings-"},{"year":"2004","key":"ref5"},{"key":"ref8","first-page":"172","article-title":"An 8b 500MHz ADC","year":"1991","journal-title":"IEEE International Solid-state Circuit Conference"},{"article-title":"Design of Analog CMOS Integrated Circuits","year":"2002","author":"razavi","key":"ref7"},{"key":"ref2","first-page":"1043","article-title":"Weak Write Test Mode: An SRAM Cell Stability Design for Test Technique","year":"1997","journal-title":"IEEE International Test Conference"},{"article-title":"Testing Semiconductor Memories: Theory and Practice","year":"1999","author":"van de goor","key":"ref1"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01386942.pdf?arnumber=1386942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T17:34:12Z","timestamp":1497634452000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1386942\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1386942","relation":{},"subject":[]}}