{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T17:28:23Z","timestamp":1745947703070,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1386943","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T20:07:39Z","timestamp":1111435659000},"page":"114-123","source":"Crossref","is-referenced-by-count":36,"title":["Detecting faults in the peripheral circuits and an evaluation of SRAM tests"],"prefix":"10.1109","author":[{"given":"Ad.J.","family":"van de Goor","sequence":"first","affiliation":[]},{"given":"S.","family":"Hamdioui","sequence":"additional","affiliation":[]},{"given":"R.","family":"Wadsworth","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Testing Semiconductor Memories: Theory and Practice","year":"1998","author":"van de goor","key":"ref10"},{"article-title":"High Performance Memory Testing","year":"2003","author":"adams","key":"ref11"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-6706-3","article-title":"Testing Static Random Access Memories: Defects, Fault Models and Test Patterns","author":"hamdioui","year":"2004"},{"key":"ref13","first-page":"623","article-title":"Experiment fault analysis of 2Mb SRAM chips","author":"goto","year":"1999","journal-title":"Proc of European Design and Test Conf"},{"key":"ref14","first-page":"9","article-title":"Industrial Analysis of DRAM Tests","author":"van de goor","year":"1999","journal-title":"Proc Design Automation and Test in Europe"},{"key":"ref15","first-page":"426","article-title":"Industrial Evaluation of DRAM SIMM Tests","author":"van","year":"2000","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805831"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843856"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/78949.78950"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.344"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/54.53045"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1997.619391"},{"key":"ref27","first-page":"169","article-title":"Moving Inversion Test Pattern is Thorough, Yet Speedy","author":"jonge de","year":"1976","journal-title":"Computer Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041781"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675739"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990255"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675150"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/356914.356916"},{"key":"ref7","first-page":"236","article-title":"Simple and Efficient Algorithms for Functional RAM Testing","author":"marinescu","year":"1982","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1023\/A:1012203009875"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207820"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894237"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/54.199799"},{"key":"ref22","first-page":"272","article-title":"March LR: A Memory Test for Realistic Linked Faults","author":"van","year":"1996","journal-title":"Proc IEEE VLSI Test Symposium"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582440"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2002.1029769"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011170"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19971147"},{"key":"ref25","first-page":"195","article-title":"Linked Faults in Random Access Memories: Concept, Fault Models, Test Algorithms and Industrial Results","volume":"23","author":"harndioui","year":"2004","journal-title":"IEEE Trans on Computer Aided Design of Integrated Circuits and Systems"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01386943.pdf?arnumber=1386943","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T17:34:12Z","timestamp":1497634452000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1386943\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1386943","relation":{},"subject":[]}}