{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:11:09Z","timestamp":1747807869400},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1386944","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T15:07:39Z","timestamp":1111417659000},"page":"124-133","source":"Crossref","is-referenced-by-count":4,"title":["MRAM defect analysis and fault modeling"],"prefix":"10.1109","author":[{"family":"Chin-Lung Su","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Rei-Fu Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Cheng-Wen Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chien-Chung Hung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ming-Jer Kao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yeong-Jar Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wen-Ching Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2003.816243"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2000.812641"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923442"},{"key":"ref13","first-page":"137","article-title":"Flash memory built-in self-test using march-like algorithms","author":"yeh","year":"2002","journal-title":"Proc IEEE Int Workshop on Electronic Design Test and Applications (DELTA)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011153"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041743"},{"key":"ref16","first-page":"29","article-title":"Fault pattern oriented defect diagnosis for memories","author":"wang","year":"2003","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref17","first-page":"256","article-title":"Defect oriented fault analysis for SRAM","author":"huang","year":"2003","journal-title":"Proc 12th IEEE Asian Test Symp (ATS)"},{"key":"ref18","first-page":"104","article-title":"SRAM delay fault modeling and test algorithm development","author":"huang","year":"2004","journal-title":"Proc Asia and South Pacific Design Automation Conf (ASP-DAC)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.992771"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NVMT.1998.723215"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811807"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221207"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2002.1035347"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015072"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810048"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2003.1222362"},{"journal-title":"Semiconductor Industry Association","article-title":"International technology roadmap for semiconductors (ITRS), 2001 edition","year":"2001","key":"ref1"},{"key":"ref9","article-title":"Low writing current magnetoresistive random access memory (MRAM) with side metal pillar write word line (PWWL)","author":"hung","year":"2003","journal-title":"Int Symp Adv Magn Technol"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343786"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2001.966790"},{"key":"ref21","first-page":"468","article-title":"Error catch and analysis for semiconductor memories using March tests","author":"wu","year":"2000","journal-title":"Proc IEEE\/ACM lnt Conf Computer-Aided Design (ICCAD"},{"journal-title":"Testing Semiconductor Memories Theory and Practice","year":"1998","author":"van de goor","key":"ref23"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01386944.pdf?arnumber=1386944","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T19:58:05Z","timestamp":1489521485000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1386944\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1386944","relation":{},"subject":[]}}