{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T22:12:00Z","timestamp":1775686320626,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1386957","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T20:07:39Z","timestamp":1111435659000},"page":"232-241","source":"Crossref","is-referenced-by-count":23,"title":["A critical path selection method for delay testing"],"prefix":"10.1109","author":[{"given":"S.","family":"Padmanaban","sequence":"first","affiliation":[]},{"given":"S.","family":"Tragoudas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"992","article-title":"Efficient Identification of Non-Robustly Untestable Path Delay Faults","author":"li","year":"1997","journal-title":"Proc Iinternational Test Conference"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.769433"},{"key":"ref12","first-page":"180","article-title":"Timing Analysis and Delay Fault Test Generation using Path Recursive Functions","author":"p c","year":"1991","journal-title":"Proc of International Conference on Computer Aided Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/504914.504916"},{"key":"ref14","author":"minato","year":"1995","journal-title":"Zero-Suppressed Binary Decision Diagrams Proc Design Automation Conference"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894227"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.807891"},{"key":"ref17","article-title":"Combinatorial Optimization","author":"papadimitriou","year":"1998"},{"key":"ref18","first-page":"254","article-title":"SPACES-ACE: Simulator for Path Delay Faults","volume":"13","author":"pomeranz","year":"1994","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990287"},{"key":"ref4","first-page":"154","author":"eppstein","year":"1994","journal-title":"Finding the k Shortest Paths IEEE Symp Foundations of Computer Science"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.511566"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643606"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.331411"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.771175"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.261.0100"},{"key":"ref2","first-page":"338","author":"borkar","year":"2003","journal-title":"Parameter variations and impact on circuits and microarchitecture Design Automation Conference"},{"key":"ref1","first-page":"434","volume":"44","author":"bhattacharya","year":"1995","journal-title":"Test Generation for Path Delay Faults using Binary Decision Diagrams"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.102.0135"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.856977"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.969436"}],"event":{"name":"International Test Conference 2004","location":"Charlotte, NC, USA","acronym":"TEST-04"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01386957.pdf?arnumber=1386957","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T00:06:02Z","timestamp":1489536362000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1386957\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1386957","relation":{},"subject":[]}}