{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:31:32Z","timestamp":1742387492803,"version":"3.28.0"},"reference-count":47,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1386966","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T15:07:39Z","timestamp":1111417659000},"page":"309-318","source":"Crossref","is-referenced-by-count":20,"title":["Random and systematic defect analysis using IDDQ signature analysis for understanding fails and guiding test decisions"],"prefix":"10.1109","author":[{"given":"P.","family":"Nigh","sequence":"first","affiliation":[]},{"given":"A.","family":"Gattiker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","article-title":"Semiconductor Defect Reliability Screening and Modeling","author":"wager","year":"1996","journal-title":"Int Reliability Physics Symp Tutorial"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/54.808215","article-title":"Test and Reliability: Partners in IC Manufacturing. 2","volume":"16","author":"hawkins","year":"1999","journal-title":"Design and Test of Computers"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805770"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529875"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600334"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82325"},{"key":"ref37","first-page":"37","article-title":"Applying Dynamic Voltage Stressing to Reduce Early Failure Rate","author":"tsao","year":"2001","journal-title":"Int Reliability Physics Symp"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805624"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743152"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894238"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1998.741606"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041820"},{"key":"ref11","first-page":"1051","article-title":"Multiple-Parameter CMOS IC Testing with Increased Sensitivity for IDDQ","author":"keshavarzi","year":"2000","journal-title":"Int Test Conf"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1109\/TEST.2001.966623","article-title":"The Future of Delta IDDQ Testing","author":"kruseman","year":"2001","journal-title":"Int Test Conf"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/TEST.2001.966621","article-title":"Improved Wafer-Level Spatial Analysis for IDDQ Limit Setting","author":"sabade","year":"2001","journal-title":"Int Test Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041851"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041882"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011155"},{"key":"ref17","first-page":"245","article-title":"Temperature Dependence of Quiescent Currents as a Defect Prognosticator and Evaluation Tool","author":"seo","year":"1996","journal-title":"Int Symp for Testing and Failure Analysis"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639633"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639608"},{"key":"ref28","first-page":"145","article-title":"A Process and Technology-Tolerant IDDQ Method for IC Diagnosis","author":"patel","year":"2001","journal-title":"VLSI Test Symp"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"112","DOI":"10.1109\/VTEST.1996.510844","article-title":"Current Signatures","author":"gattiker","year":"1996","journal-title":"VLSI Test Symp"},{"key":"ref27","first-page":"1065","article-title":"Eliminating the Ouija Board; Automatic Thresholds and Probabilistic IDDQ Diagnosis","author":"lavo","year":"1999","journal-title":"Int Test Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494359"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IDDQ.1997.633011"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1988.122525"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IDDQ.1996.557804"},{"key":"ref8","first-page":"724","article-title":"IDDQ Testing in Deep Submicron Integrated Circuits","author":"miller","year":"1999","journal-title":"Int Test Conf"},{"key":"ref7","first-page":"738","article-title":"Current Ratios: A Self-Scaling Technique for Production IDDQ Testing","author":"maxwell","year":"1999","journal-title":"Int Test Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/6.535396"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805800"},{"journal-title":"Semiconductor Industry Association","article-title":"International Roadmap for Semiconductors (ITRS)","year":"2003","key":"ref1"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843876"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743150"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/66.806129"},{"key":"ref22","first-page":"231","article-title":"Locating High Resistance Shorts in CMOS Circuits by Analyzing Supply Current Measurement Vectors","author":"burns","year":"1989","journal-title":"Proc of International Symposium for Testing and Failure Analysis"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894237"},{"key":"ref21","article-title":"Current-Signature-Based Analysis of Complex Test Fails","author":"gattiker","year":"1999","journal-title":"1999 Int'l Symp on Testing and Failure Analysis"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470686"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227779"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/IDDQ.1996.557811"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519726"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527983"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.599445"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IDDQ.1996.557811"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379692"}],"event":{"name":"International Test Conference 2004","acronym":"TEST-04","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01386966.pdf?arnumber=1386966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T13:34:13Z","timestamp":1497620053000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1386966\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":47,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1386966","relation":{},"subject":[]}}