{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,4]],"date-time":"2025-09-04T13:44:28Z","timestamp":1756993468476,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2004.1386970","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T15:07:39Z","timestamp":1111417659000},"page":"345-354","source":"Crossref","is-referenced-by-count":5,"title":["A holistic parallel and hierarchical approach towards design-for-test"],"prefix":"10.1109","author":[{"given":"C.P.","family":"Ravikumar","sequence":"first","affiliation":[]},{"given":"G.","family":"Hetherington","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Automated Chip-level. I\/O and Test. Insertion Using IBM Design-for-Test Synthesis","author":"chickermane","year":"2000","journal-title":"IBM Microelectronics Journal Second Quarter"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TEST.1999.805650"},{"key":"ref12","article-title":"Designing for Test with Multimillion-Gate ICs. IBM TestBench Design-for-Test and Automatic’ Test Pattern Generation","volume":"5","author":"kerr","year":"1999","journal-title":"IBM MicroNews Second Quarter"},{"year":"1995","author":"parker","journal-title":"The Boundary-Scan Handbook","key":"ref13"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ASPDAC.2002.995025"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/MDT.2003.1246165"},{"key":"ref16","article-title":"Hierarchical Test Generation for Systems on a Chip","author":"tupuri","year":"2003","journal-title":"Manuscript available through WWW"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/337292.337352"},{"year":"2001","author":"bennetts","journal-title":"IEEE P 1500 Embedded Core Test Standard","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TEST.1995.529844"},{"year":"2000","author":"bushnell","journal-title":"Essentials of Electronic Testing","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/CICC.2002.1012823"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/DAC.2000.855293"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ISCAS.1995.519917"},{"key":"ref2","article-title":"To ATPG or not to ATPG?","author":"agarwal","year":"2002","journal-title":"Electronic News"},{"year":"0","author":"aizawa","journal-title":"Hierarchical ASIC Design at Three Million Gates and Above","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TEST.1997.639620"}],"event":{"acronym":"TEST-04","name":"International Test Conference 2004","location":"Charlotte, NC, USA"},"container-title":["2004 International Conferce on Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9526\/30190\/01386970.pdf?arnumber=1386970","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T20:58:57Z","timestamp":1489525137000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1386970\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/test.2004.1386970","relation":{},"subject":[]}}